首页>D16550>规格书详情

D16550中文资料DCD数据手册PDF规格书

D16550
厂商型号

D16550

功能描述

Configurable UART with FIFO ver 2.08

文件大小

186.04 Kbytes

页面数量

7

生产厂商 Digital Core Design
企业简称

DCD

中文名称

Digital Core Design官网

原厂标识
数据手册

下载地址一下载地址二

更新时间

2024-11-24 23:00:00

D16550规格书详情

OVERVIEW

The D16550 is a soft Core of a Universal Asynchronous Receiver/Transmitter (UART) functionally identical to the TL16C550A. The D16550 allows serial transmission in two modes: UART mode and FIFO mode. In FIFO mode internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit directions. D16550 performs serial-toparallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU.

KEY FEATURES

● Software compatible with 16450 and 16550 UARTs

● Configuration capability

● Separate configurable BAUD clock line

● Two modes of operation: UART mode and FIFO mode

● Majority Voting Logic

● In the FIFO mode transmitter and receiver are each buffered with 16 byte FIFO to reduce the number of interrupts presented to the CPU

● Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data

● In UART mode receiver and transmitter are double buffered to eliminate a need for precise synchronization between the CPU and serial data

● Independently controlled transmit, receive, line status, and data set interrupts

● False start bit detection

● 16 bit programmable baud generator

● MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD)

○ Fully programmable serial-interface characteristics:

○ 5-, 6-, 7-, or 8-bit characters

○ Even, odd, or no-parity bit generation and

○ 1-, 1½-, or 2-stop bit generation detection

○ Baud generation

● Complete status reporting capabilities

● Line break generation and detection. Internal diagnostic capabilities:

○ Loop-back controls for communications link fault isolation

○ Break, parity, overrun, framing error simulation

● Two DMA Modes allows single and multitransfer

● Technology independent HDL Source Code

● Full prioritized interrupt system controls

● Fully synthesizable static design with no internal tri-state buffers

APPLICATIONS

● Serial Data communications applications

● Modem interface

产品属性

  • 型号:

    D16550

  • 制造商:

    DCD

  • 制造商全称:

    DCD

  • 功能描述:

    Configurable UART with FIFO ver 2.08

供应商 型号 品牌 批号 封装 库存 备注 价格
DSP
23+
NA/
626
优势代理渠道,原装正品,可全系列订货开增值税票
询价
DSP
2020+
FQFP100
80000
只做自己库存,全新原装进口正品假一赔百,可开13%增
询价
TSMC
22+
QFP
100000
代理渠道/只做原装/可含税
询价
DSP
24+
QFP
990000
明嘉莱只做原装正品现货
询价
TSMC
22+23+
QFP
28592
绝对原装正品全新进口深圳现货
询价
DSP
FQFP100
68900
原包原标签100%进口原装常备现货!
询价
TSMC
23+
QFP
3000
全新原装、诚信经营、公司现货销售
询价
DSP
24+
QFP
303
询价
DSP
24+
FQFP100
56000
公司进口原装现货 批量特价支持
询价
2322+
NA
33220
无敌价格 主销品牌 正规渠道订货 免费送样!!!
询价