research-article

Understanding bug fix patterns in verilog

Authors:

Sangeetha Sudakrishnan,

Janaki Madhavan,

E. James Whitehead, Jr.,

Jose RenauAuthors Info & Claims

MSR '08: Proceedings of the 2008 international working conference on Mining software repositories

Pages 39 - 42

https://doi.org/10.1145/1370750.1370761

Published: 10 May 2008 Publication History

Get Access

Abstract

Today, many electronic systems are developed using a hardware description language, a kind of software that can be converted into integrated circuits or programmable logic devices. Like traditional software projects, hardware projects have bugs, and significant developer time is spent fixing them. A useful first step toward reducing bugs in hardware is developing an understanding of the frequency of different types of errors. Once the most common types are known, it is then possible to focus attention on eliminating them. As most hardware projects use software configuration management repositories, these can be mined for the textual bug fix changes. In this project, we analyze the bug fix history of four hardware projects written in Verilog and manually define 25 bug fix patterns. The frequency of each bug type is then computed for all projects. We find that 29 -- 55% of the bug fix pattern instances in Verilog involve assignment statements, while 18 -- 25% are related to if statements.

References

[1]

Pan, Kai, "Using Evolution Patterns to Find Duplicated Bugs", Ph.D Dissertation, Computer Science, UC Santa Cruz, 2006. Available at http://www.soe.ucsc.edu/~ejw/dissertations/pan-dissertation.pdf

Digital Library

Google Scholar

[2]

A. Mockus and L.G. Votta, Identifying Reasons for Software Changes Using Historic Database, In Proceedings of International Conference on Software Maintenance (ICSM 2000), San Jose, California, 2000, pp 120--130.

Digital Library

Google Scholar

[3]

M. Fischer, M. Pinzger and H. Gall, Populating a Release History Database from Version Control and Bug Tracking Systems, In Proceedings of 2003 International Conference on Software Maintenance (ICSM'03), Amsterdam, Netherlands, 2003, pp 23--32.

Digital Library

Google Scholar

[4]

D. Cubranic and G.C. Murphy, Hipikat: Recommending Pertinent Software Development Artifacts, In Proceedings of the 25th International Conference on Software Engineering, Portland, Oregon, 2003, pp 408--418.

Digital Library

Google Scholar

[5]

D. Hovemeyer and W. Pugh, Finding Bugs is Easy, ACM SIGPLAN Notices, vol. 39, no. 12, pp 92--106,

Digital Library

Google Scholar

[6]

C. Artho, Finding Faults in Multi-threaded Programs, Master's Thesis, Institute of Computer Systems, Federal Institute of Technology, Zurich/Austin, 2001. JLint, http://artho.com/jlint .

Google Scholar

[7]

C. Flanagan, K. R. M. Leino, M. Lillibridge, G. Nelson, J. B. Saxe, R. Stata, Extended Static Checking for Java, In Proceedings of the 2002 ACM SIGPLAN Conference on Programming Language Design and Implementation, pp 234--245, Berlin, Germany, June 2002.

Digital Library

Google Scholar

[8]

D. Van Campenhout and H. Al-Asaad and J. Hayes and T. Mudge and R. Brown, High-level design verification of microprocessors via error modeling, Trans. Design Automation of Electronic Systems, 3(4):581--599, October 1998. PMD/Java, http://pmd.sourceforge.net .

Digital Library

Google Scholar

[9]

E. Allen, Bug Patterns in Java, APress, 2002.

Digital Library

Google Scholar

[10]

R. F. Crew, ASTLOG: A Language for Examining Abstract Syntax Trees, In Proceedings of the Conference on Domain-Specific Languages, Santa Barbara, California, Oct 1997.

Digital Library

Google Scholar

[11]

N. Rutar, C. B. Almazan and J. S. Foster, A Comparison of Bug Finding Tools for Java, in The 15th IEEE International Symposium on Software Reliability Engineering (ISSRE'04), pp 245--256, Saint-Malo, Bretagne, France, November 2004.

Digital Library

Google Scholar

[12]

S. Sudhakrishnan, J. Madhavan, E.J. Whitehead, J. Renau. Understanding Bug Fix Patterns in Verilog Available at http://www.soe.ucsc.edu/~sangeetha/papers/bug-patterns.pdf

Google Scholar

Cited By

View all

Wu JZhang ZYang DXu JHe JMao X(2024)Knowledge-Augmented Mutation-Based Bug Localization for Hardware Design CodeACM Transactions on Architecture and Code Optimization10.1145/366052621:3(1-26)Online publication date: 22-Apr-2024
https://dl.acm.org/doi/10.1145/3660526
Yang DHe JMao XLi TLei YYi XWu J(2024)Strider: Signal Value Transition-Guided Defect Repair for HDL Programming AssignmentsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.334175043:5(1594-1607)Online publication date: May-2024
https://doi.org/10.1109/TCAD.2023.3341750
Xu JHe JZhang JYang DWu JMao XChinnery DHui-Ru Jiang I(2023)Validating the Redundancy Assumption for HDL from Code Clone's PerspectiveProceedings of the 2023 International Symposium on Physical Design10.1145/3569052.3571872(247-255)Online publication date: 26-Mar-2023
https://dl.acm.org/doi/10.1145/3569052.3571872
Show More Cited By

Index Terms

Understanding bug fix patterns in verilog

Recommendations

Toward an understanding of bug fix patterns

Twenty-seven automatically extractable bug fix patterns are defined using the syntax components and context of the source code involved in bug fix changes. Bug fix patterns are extracted from the configuration management repositories of seven open ...
Effective Bug Triage Based on Historical Bug-Fix Information
ISSRE '14: Proceedings of the 2014 IEEE 25th International Symposium on Software Reliability Engineering

For complex and popular software, project teams could receive a large number of bug reports. It is often tedious and costly to manually assign these bug reports to developers who have the expertise to fix the bugs. Many bug triage techniques have been ...
HDLGen-ChatGPT Case Study: RISC-V Processor VHDL and Verilog Model - Testbench and EDA Project Generation
RSP '23: Proceedings of the 34th International Workshop on Rapid System Prototyping

This paper presents the open source HDLGen-ChatGPT application, working in tandem with ChatGPT-3.5, the free online large language model (LLM) chat interface. The tools enable fast digital systems design and test specification capture, and automatic ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

MSR '08: Proceedings of the 2008 international working conference on Mining software repositories

May 2008

162 pages

ISBN:9781605580241

DOI:10.1145/1370750

General Chair:
Ahmed E. Hassan
Queen's University, Canada
,
Program Chairs:
Michele Lanza
University of Lugano, Switzerland
,
Michael W. Godfrey
University of Waterloo, Canada

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 May 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ICSE '08

Sponsor:

ICSE '08: International Conference on Software Engineering

May 10 - 11, 2008

Leipzig, Germany

Upcoming Conference

ICSE 2025

2025 IEEE/ACM 46th International Conference on Software Engineering

April 26 - May 3, 2025

Ottawa , ON , Canada

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
441
Total Downloads

Downloads (Last 12 months)31
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Wu JZhang ZYang DXu JHe JMao X(2024)Knowledge-Augmented Mutation-Based Bug Localization for Hardware Design CodeACM Transactions on Architecture and Code Optimization10.1145/366052621:3(1-26)Online publication date: 22-Apr-2024
https://dl.acm.org/doi/10.1145/3660526
Yang DHe JMao XLi TLei YYi XWu J(2024)Strider: Signal Value Transition-Guided Defect Repair for HDL Programming AssignmentsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.334175043:5(1594-1607)Online publication date: May-2024
https://doi.org/10.1109/TCAD.2023.3341750
Xu JHe JZhang JYang DWu JMao XChinnery DHui-Ru Jiang I(2023)Validating the Redundancy Assumption for HDL from Code Clone's PerspectiveProceedings of the 2023 International Symposium on Physical Design10.1145/3569052.3571872(247-255)Online publication date: 26-Mar-2023
https://dl.acm.org/doi/10.1145/3569052.3571872
Santiesteban PHuang YWeimer WAhmad H(2023)CirFix: Automated Hardware Repair and its Real-World ApplicationsIEEE Transactions on Software Engineering10.1109/TSE.2023.326989949:7(3736-3752)Online publication date: Jul-2023
https://doi.org/10.1109/TSE.2023.3269899
Wu JLei YZhang ZMeng XYang DLi PHe JMao X(2023)Mantra: Mutation Testing of Hardware Design Code Based on Real Bugs2023 60th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC56929.2023.10247962(1-6)Online publication date: 9-Jul-2023
https://doi.org/10.1109/DAC56929.2023.10247962
Ahmad HHuang YWeimer WFalsafi BFerdman MLu SWenisch T(2022)CirFix: automatically repairing defects in hardware design codeProceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3503222.3507763(990-1003)Online publication date: 28-Feb-2022
https://dl.acm.org/doi/10.1145/3503222.3507763
Wan HLuo HZhong ZGao X(2022)Programming Hints Generation based on Abstract Syntax Tree Retrieval2022 IEEE Frontiers in Education Conference (FIE)10.1109/FIE56618.2022.9962631(1-5)Online publication date: 8-Oct-2022
https://doi.org/10.1109/FIE56618.2022.9962631
Islam MZibran M(2021)What changes in where?ACM SIGAPP Applied Computing Review10.1145/3447332.344733420:4(18-34)Online publication date: 12-Jan-2021
https://dl.acm.org/doi/10.1145/3447332.3447334
Uemura KMori AFujiwara KChoi EIida H(2017)Detecting and analyzing code clones in HDL2017 IEEE 11th International Workshop on Software Clones (IWSC)10.1109/IWSC.2017.7880501(1-7)Online publication date: 21-Feb-2017
https://doi.org/10.1109/IWSC.2017.7880501
Guo QChen TChen YWang RChen HHu WChen G(2014)Pre-Silicon Bug ForecastIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2013.228868833:3(451-463)Online publication date: 1-Mar-2014
https://dl.acm.org/doi/10.1109/TCAD.2013.2288688
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Toward an understanding of bug fix patterns

Effective Bug Triage Based on Historical Bug-Fix Information

HDLGen-ChatGPT Case Study: RISC-V Processor VHDL and Verilog Model - Testbench and EDA Project Generation