skip to main content
10.1145/2451636acmotherconferencesBook PagePublication PagesfpgaworldConference Proceedingsconference-collections
FPGAworld '12: Proceedings of the Annual FPGA Conference
ACM2012 Proceeding
Publisher:
  • Association for Computing Machinery
  • New York
  • NY
  • United States
Conference:
FPGAWorld '12: Annual FPGA Conference Stockholm, Copenhagen, Tampere Sweden 4 September 2012- 5 October 2012
ISBN:
978-1-4503-1645-3
Published:
04 September 2012
Sponsors:
Altera Corp., TechMedia A/S
In-Cooperation:

Reflects downloads up to 10 Nov 2024Bibliometrics
Skip Abstract Section
Abstract

The FPGAworld program committee welcomes you to the 9th FPGAworld conference. This year, the conference is divided in three places, Copenhagen (Denmark), Stockholm (Sweden) and Tampere (Finland). Tampere is a new location for FPGAworld; earlier FPGAworld has been organized in India (Udaipur), Germany (Munich) and Sweden (Lund).

Skip Table Of Content Section
research-article
Reconfigure router design and evaluation for the FPGA-friendly SoCWire network-on-chip
Article No.: 1, Pages 1–6https://doi.org/10.1145/2451636.2451637

This paper extends the System-on-Chip Wire (SoCWire) Network-On-Chip (NoC) with a reconfigurable router suitable for building FPGA-based NoC. Different configurations of the SoCWireRouter with a varying number of local and multi-dimensional ports have ...

research-article
A tag-based dynamic memory map architecture in VHDL
Article No.: 2, Pages 1–6https://doi.org/10.1145/2451636.2451638

This paper presents the architecture of a small, generic and proven dynamic memory map (DMM) firmware solution for VHDL developers. The dynamic memory map allows digital designers to construct dynamic memory map structures, where registers can be added ...

research-article
Implementation of genetic algorithms using FPGA technology
Article No.: 3, Pages 1–9https://doi.org/10.1145/2451636.2451639

The design presented in this paper is a Genetic Algorithm (GA) written in Vhsic Hardware Description Language (VHDL) and intended for a hardware implementation which is used for real time applications. The hardware implementation exploits the ...

research-article
Interface tasks oriented 8-bit soft-core processor
Article No.: 4, Pages 1–5https://doi.org/10.1145/2451636.2451640

The utilization of embedded soft-core processors in electronic systems offers multiple benefits such as better performance, cost reduction, flexibility and design innovation. This paper describes the architecture and implementation of an 8-bit embedded ...

research-article
MCAPI abstraction on FPGA based SoC design
Article No.: 5, Pages 1–6https://doi.org/10.1145/2451636.2451641

FPGAs are traditionally designed with RTL-level IP-block descriptions. Many FPGA designs include several synthesizable processors and SW executables are mapped to them after a separate software development process. The tools help connecting physical ...

research-article
Behavioral specification diversification for logic controllers implemented in FPGA devices
Article No.: 6, Pages 1–5https://doi.org/10.1145/2451636.2451642

This paper deals with a new approach to logic controllers developing process. Classic development approach assumes the use of only one chosen model for the purpose of a logic controller specification. The proper choice of a model is a critical issue ...

Contributors
  • Jönköping University
Please enable JavaScript to view thecomments powered by Disqus.

Recommendations

Acceptance Rates

Overall Acceptance Rate 4 of 6 submissions, 67%
YearSubmittedAcceptedRate
FPGAworld '156467%
Overall6467%