research-article

A Composable Monitoring System for Heterogeneous Embedded Platforms

Authors:

Giacomo Valente,

Tania Di Mascio,

Francesca PalumboAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 20, Issue 5

Article No.: 42, Pages 1 - 34

https://doi.org/10.1145/3461647

Published: 09 July 2021 Publication History

Abstract

Advanced computations on embedded devices are nowadays a must in any application field. Often, to cope with such a need, embedded systems designers leverage on complex heterogeneous reconfigurable platforms that offer high performance, thanks to the possibility of specializing/customizing some computing elements on board, and are usually flexible enough to be optimized at runtime. In this context, monitoring the system has gained increasing interest. Ideally, monitoring systems should be non-intrusive, serve several purposes, and provide aggregated information about the behavior of the different system components. However, current literature is not close to such ideality: For example, existing monitoring systems lack in being applicable to modern heterogeneous platforms. This work presents a hardware monitoring system that is intended to be minimally invasive on system performance and resources, composable, and capable of providing to the user homogeneous observability and transparent access to the different components of a heterogeneous computing platform, so system metrics can be easily computed from the aggregation of the collected information. Building on a previous work, this article is primarily focused on the extension of an existing hardware monitoring system to cover also specialized coprocessing units, and the assessment is done on a Xilinx FPGA-based System on Programmable Chip. Different explorations are presented to explain the level of customizability of the proposed hardware monitoring system, the tradeoffs available to the user, and the benefits with respect to standard de facto monitoring support made available by the targeted FPGA vendor.

References

[1]

Lattice Semiconductor, 2012-05. An FPGA “Companion” in Smartphone Design - White Paper. Document ID 47335.

[2]

2020. Jointer Open-source repository. Retrieved from https://github.com/alkalir/jointer.git.

[3]

Zaid Al-Ars et al. 2019. The FitOptiVis ECSEL project: Highly efficient distributed embedded image/video processing in cyber-physical systems. In Conference on Computing Frontiers. 333–338.

[4]

M. Aldham et al. 2011. Low-cost hardware profiling of run-time and energy in FPGA embedded processors. In Conference on Application-specific Systems, Architectures, and Processors. 61–68.

[5]

Altera. 2013-11. Design Debugging Using the SignalTap II Logic Analyzer. Quartus II Handbook v.13.1. Vol. 3: Verification.

[6]

ARM. 2013-08. White Paper: CoreSight Technical Introduction, A quickstart for designers. ARM-EPM-039795.

[7]

ARM. 2020. AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE and ACE-Lite. Retrieved from https://developer.arm.com/documentation/ihi0022/e/.

[8]

D. Arora, S. Ravi, A. Raghunathan, and N. K. Jha. 2005. Secure embedded processing through hardware-assisted run-time monitoring. In Design, Automation and Test in Europe. 178–183 Vol. 1.

[9]

Alexander Brant and Guy G. F. Lemieux. 2012. ZUMA: An open FPGA overlay architecture. In Symposium on Field-programmable Custom Computing Machines. IEEE Computer Society, 93–96.

[10]

Andrew Canis et al. 2013. LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems. ACM Trans. Embed. Comput. Syst. 13 (09 2013).

[11]

Davide Zoni et al. 2018. PowerTap: All-digital power meter modeling for run-time power monitoring. Microproc. Microsyst. 63 (2018), 128–139.

[12]

E. R. Davies. 1984. Circularity â.” A new principle underlying the design of accurate edge orientation operators. Image Vis. Comput. 2, 3 (1984), 134–142.

[13]

N. C. Doyle et al. 2017. Performance impacts and limitations of hardware memory access trace collection. In Design, Automation Test in Europe Conference Exhibition (DATE’17), 2017. 506–511.

[14]

Tiziana Fanni et al. 2018. Multi-grain reconfiguration for advanced adaptivity in cyber-physical systems. In Conference on ReConFigurable Computing and FPGAs. IEEE, 1–8.

[15]

T. Fanni et al. 2019. Run-time performance monitoring of heterogenous Hw/Sw platforms using PAPI. In Workshop on FPGAs for Software Programmers. 1–10.

[16]

J. Goeders and S. J. E. Wilton. 2017. Signal-tracing techniques for in-system FPGA debugging of high-level synthesis circuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 36, 1 (2017), 83–96.

Digital Library

[17]

M. B. Hammouda et al. 2017. A unified design flow to automatically generate on-chip monitors during high-level synthesis of hardware accelerators. IEEE Trans. Comput.-aided Des. Integ. Circ. Syst. 36, 3 (2017), 384–397.

[18]

Lizy Kurian John and Lieven Eeckhout. 2006. Performance Evaluation and Benchmarking. Taylor & Francis Group - CRC Press, Boca Raton.

[19]

Georgios Kornaros and Dionisios Pnevmatikatos. 2013. A survey and taxonomy of on-chip monitoring of multicore systems-on-chip. ACM Trans. Des. Autom. Electron. Syst. 18, 2 (Apr. 2013).

Digital Library

[20]

Andreas Kurth et al. 2017. HERO: Heterogeneous embedded research platform for exploring RISC-V manycore accelerators on FPGA. CoRR abs/1712.06497 (2017).

[21]

Jong Chul Lee and Roman Lysecky. 2015. System-level observation framework for non-intrusive runtime monitoring of embedded systems. ACM Trans. Des. Autom. Electron. Syst. 20, 3 (June 2015).

Digital Library

[22]

Xiangwei Li et al. 2018. FPGA overlays: Hardware-based computing for the masses. In Conference on Advances in Computing, Electronics and Electrical Technology.

[23]

Xiangwei Li and Douglas L. Maskell. 2019. Time-multiplexed FPGA overlay architectures: A survey. ACM Trans. Des. Autom. Electr. Syst. 24, 5 (2019), 54:1–54:19.

[24]

Daniel Madroñal and Tiziana Fanni. 2019. Run-time performance monitoring of hardware accelerators: POSTER. In Conference on Computing Frontiers. 289â.”291.

Digital Library

[25]

E. Matthews et al. 2010. A configurable framework for investigating workload execution. In International Conference on Field-programmable Technology. 409–412.

[26]

Hyun min Kyung et al. 2010. Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SOC). Microproc. Microsyst. 34, 2 (2010), 102–116.

Digital Library

[27]

A. Moro et al. 2015. Hardware performance sniffers for embedded systems profiling. In Workshop on Intelligent Solutions in Embedded Systems. 29–34.

[28]

V. Muttillo, G. Valente, L. Pomante, H. Posadas, J. Merino, and E. Villar. 2020. Run-time monitoring and trace analysis methodology for component-based embedded systems design flow. In 23rd Euromicro Conference on Digital System Design (DSD’20). 117–125.

[29]

P. K. Nadimpalli and S. K. Roy. 2016. An efficient FPGA-based function profiler for embedded system applications. In Symposium on VLSI Design and Test. 1–6.

[30]

M. Najem et al. 2017. A design-time method for building cost-effective run-time power monitoring. IEEE Trans. Comput.-aided Des. Integ. Circ. Syst. 36, 7 (2017), 1153–1166.

Digital Library

[31]

Geoffrey Nelissen et al. 2015. A novel run-time monitoring architecture for safe and efficient inline monitoring. In Reliable Software Technologies – Ada-Europe 2015. Springer International Publishing, Cham, 66–82.

[32]

Francesca Palumbo et al. 2019. Hardware/software self-adaptation in CPS: The CERBERO project approach. In Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. Cham, 416–428.

[33]

PAPI. 2020. Performance API. Retrieved from http://icl.utk.edu/papi/.

[34]

G. Patrigeon et al. 2018. FPGA-based platform for fast accurate evaluation of ultra low power SoC. In Symposium on Power and Timing Modeling, Optimization and Simulation. 123–128.

[35]

E. A. Rambo et al. 2019. The information processing factory: A paradigm for life cycle management of dependable systems. In Conference on Hardware/Software Codesign and System Synthesis. 1–10.

[36]

Alfonso Rodríguez et al. 2018. FPGA-based high-performance embedded systems for adaptive edge computing in cyber-physical systems: The ARTICo framework. Sensors 18, 6 (2018), 1877.

[37]

Sadek, Ahmad et al. 2018. Supporting utilities for heterogeneous embedded image processing platforms (STHEM): An overview. In Applied Reconfigurable Computing. Architectures, Tools, and Applications. Springer International Publishing, Cham, 737–749.

[38]

C. Sau et al. 2016. Automated design flow for multi-functional dataflow-based platforms. J. Sign. Process. Syst. 85, 1 (Oct. 2016), 143–165.

[39]

T. Scheipel et al. 2017. System-aware performance monitoring unit for RISC-V architectures. In Conference on Digital System Design. 86–93.

[40]

Minjun Seo and Fadi Kurdahi. 2019. Efficient tracing methodology using automata processor. ACM Trans. Embed. Comput. Syst. 18, 5s (Oct. 2019).

Digital Library

[41]

Minjun Seo and Roman Lysecky. 2018. Non-intrusive in-situ requirements monitoring of embedded system. ACM Trans. Des. Autom. Electron. Syst. 23, 5 (2018), 1084–4309.

Digital Library

[42]

Minjun Seo and Roman Lysecky. 2018. Work-in-progress: Runtime requirements monitoring for state-based hardware. In Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’18).

Digital Library

[43]

Anuj Vaishnav et al. 2018. A survey on FPGA virtualization. In Conference on Field Programmable Logic and Applications. IEEE Computer Society, 131–138.

[44]

G. Valente et al. 2016. A flexible profiling sub-system for reconfigurable logic architectures. In Conference on Parallel, Distributed, and Network-based Processing. 373–376.

[45]

Xilinx. 2017-06-7. System Integrated Logic Analyzer v1.0, LogiCORE IP Product Guide, PG261.

[46]

Xilinx. 2017-10-4. AXI Performance Monitor v5.0, LogiCORE IP Product Guide, PG037. https://www.xilinx.com/support/documentation/ip_documentation/system_ila/v1_0/pg261-system-ila.pdf.

[47]

Xilinx. 2020. Zynq7000 SoC Technical Reference Manual. Retrieved from https://www.xilinx.com/support/documentation/ip_documentation/axi_perf_mon/v5_0/pg037_axi_perf_mon.pdf.

Cited By

Santic MPomante LFazio UFucci L(2024)Wheelchair Embedded Device for Road Surface Classification and Obstacle Detection2024 13th Mediterranean Conference on Embedded Computing (MECO)10.1109/MECO62516.2024.10577818(1-5)Online publication date: 11-Jun-2024
https://doi.org/10.1109/MECO62516.2024.10577818
Ruiu PRubattu CAnedda MLagorio APopescu VAmarie NGiusto DFadda M(2024)Edge-to-Cloud Continuum Orchestrator for Distributed Video Applications2024 IEEE International Symposium on Broadband Multimedia Systems and Broadcasting (BMSB)10.1109/BMSB62888.2024.10608304(1-6)Online publication date: 19-Jun-2024
https://doi.org/10.1109/BMSB62888.2024.10608304
Eramo RSaid BOriol MBruneliere HMorales S(2024)An architecture for model-based and intelligent automation in DevOpsJournal of Systems and Software10.1016/j.jss.2024.112180217(112180)Online publication date: Nov-2024
https://doi.org/10.1016/j.jss.2024.112180
Show More Cited By

Index Terms

A Composable Monitoring System for Heterogeneous Embedded Platforms
1. Computer systems organization
  1. Architectures
  2. Embedded and cyber-physical systems
2. Hardware
  1. Electronic design automation

Recommendations

Run-time performance monitoring of hardware accelerators: POSTER
CF '19: Proceedings of the 16th ACM International Conference on Computing Frontiers

In the era of Cyber Physical Systems, designers need to offer support for run-time adaptivity considering different constraints, including the internal status of the system. This work proposes a run-time monitoring approach for hardware accelerators, ...
A parallel motion estimation solution for heterogeneous system on chip
SBCCI '16: Proceedings of the 29th Symposium on Integrated Circuits and Systems Design: Chip on the Mountains

This paper presents a parallel Motion Estimation (ME) solution for video coding on heterogeneous System-On-Chip (SoC), with two Implementation Versions: an OpenCL-based version targeting embedded GPGPUs and a hardware design targeting an embedded FPGA ...
Heterogeneous-ASIF: an application specific inflexible FPGA using heterogeneous logic blocks (abstract only)
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

An Application Specific Inflexible FPGA (ASIF) is an FPGA with reduced flexibility that can implement a set of application circuits which will operate at different times. Application circuits are initially placed and routed on an FPGA in such a way that ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 20, Issue 5

September 2021

342 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/3468851

Editor:
Tulika Mitra
National University of Singapore, Singapore

Issue’s Table of Contents

Copyright © 2021 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 09 July 2021

Accepted: 01 April 2021

Revised: 01 February 2021

Received: 01 October 2020

Published in TECS Volume 20, Issue 5

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

ECSEL Joint Undertaking (JU)
European Unionâ.s Horizon 2020 research and innovation programme and Spain, Austria, Belgium, Czech Republic, France, Italy, Latvia, Netherlands

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
273
Total Downloads

Downloads (Last 12 months)62
Downloads (Last 6 weeks)6

Reflects downloads up to 24 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Santic MPomante LFazio UFucci L(2024)Wheelchair Embedded Device for Road Surface Classification and Obstacle Detection2024 13th Mediterranean Conference on Embedded Computing (MECO)10.1109/MECO62516.2024.10577818(1-5)Online publication date: 11-Jun-2024
https://doi.org/10.1109/MECO62516.2024.10577818
Ruiu PRubattu CAnedda MLagorio APopescu VAmarie NGiusto DFadda M(2024)Edge-to-Cloud Continuum Orchestrator for Distributed Video Applications2024 IEEE International Symposium on Broadband Multimedia Systems and Broadcasting (BMSB)10.1109/BMSB62888.2024.10608304(1-6)Online publication date: 19-Jun-2024
https://doi.org/10.1109/BMSB62888.2024.10608304
Eramo RSaid BOriol MBruneliere HMorales S(2024)An architecture for model-based and intelligent automation in DevOpsJournal of Systems and Software10.1016/j.jss.2024.112180217(112180)Online publication date: Nov-2024
https://doi.org/10.1016/j.jss.2024.112180
Xenakis DCentofanti CRinaldi CMarotta AVerikoukis CPassas NTennina SCassioli D(2023)OPTIMIST: Optimised Video Content Delivery Chains over Joint Multi-Access Edge Computing and 5G Radio Network Infrastructures2023 26th Euromicro Conference on Digital System Design (DSD)10.1109/DSD60849.2023.00064(415-421)Online publication date: 6-Sep-2023
https://doi.org/10.1109/DSD60849.2023.00064
Brilli GValente GCapotondi ABurgio PDi Masciov TValente PMarongiu A(2023)Fine-Grained QoS Control via Tightly-Coupled Bandwidth Monitoring and Regulation for FPGA-based Heterogeneous SoCs2023 60th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC56929.2023.10247840(1-6)Online publication date: 9-Jul-2023
https://doi.org/10.1109/DAC56929.2023.10247840
Muttillo VPomante LSantic MValente G(2023)SystemC-based Co-Simulation/Analysis for System-Level Hardware/Software Co-DesignComputers and Electrical Engineering10.1016/j.compeleceng.2023.108803110:COnline publication date: 1-Sep-2023
https://dl.acm.org/doi/10.1016/j.compeleceng.2023.108803
Caruso FDi Mascio TFrigioni DPomante LValente GDelucchi SBurgio PFrangia MPaganin LGaribotto CVallocchia D(2022)Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project2022 25th Euromicro Conference on Digital System Design (DSD)10.1109/DSD57027.2022.00104(741-747)Online publication date: Aug-2022
https://doi.org/10.1109/DSD57027.2022.00104
Bruneliere HMuttillo VEramo RBerardinelli LGómez ABagnato ASadovykh ACicchetti A(2022)AIDOaRtMicroprocessors & Microsystems10.1016/j.micpro.2022.10467294:COnline publication date: 1-Oct-2022
https://dl.acm.org/doi/10.1016/j.micpro.2022.104672
Pressel KMoser JRzepka SBrinkfeldt KZhao Svan Driel WGiammatteo PBulut BSoyturk MPomante L(2021)The H2020-ECSEL Project “iRel40” (Intelligent Reliability 4.0)2021 24th Euromicro Conference on Digital System Design (DSD)10.1109/DSD53832.2021.00054(311-318)Online publication date: Sep-2021
https://doi.org/10.1109/DSD53832.2021.00054
Eramo RMuttillo VBerardinelli LBruneliere HGomez ABagnato ASadovykh ACicchetti A(2021)AIDOaRt: AI-augmented Automation for DevOps, a Model-based Framework for Continuous Development in Cyber-Physical Systems2021 24th Euromicro Conference on Digital System Design (DSD)10.1109/DSD53832.2021.00053(303-310)Online publication date: Sep-2021
https://doi.org/10.1109/DSD53832.2021.00053
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

HTML Format

View this article in HTML Format.

Media

Figures

Other

Tables

View Issue’s Table of Contents