-
University of Illinois at Chicago
- Chicago, Illinois
-
07:33
(UTC -12:00)
Popular repositories Loading
-
Innovus_NanoRoute_RT01_routed_testcases_Blocking-CLK_path
Innovus_NanoRoute_RT01_routed_testcases_Blocking-CLK_path PublicDetailed routed RT01 and other testcases with Innovus NanoRoute; includes RT01 random blockages. Example routes include CLK paths avoiding all blockages and connecting all DFF pins. All modules are…
-
Spiking_Neural_Synapse_CMOS180
Spiking_Neural_Synapse_CMOS180 PublicAnalog circuits for a Spiking Neuron (and Synapse) in CMOS 180 nm, Cadence ADE XL (Monte Carlo) and ADE_L (Nominal) simulations.
-
rng_self_calib
rng_self_calib PublicDigital CPU peripheral module for calibration of a pseudo-random-number generator. In CMOS gsclk45 nm, verilog RTL-Compiler (RC) synthesis and Innovus placement and layout.
Verilog
-
Analog-CMOS-Systems-and-circuits-for-2D-3D-Localization
Analog-CMOS-Systems-and-circuits-for-2D-3D-Localization PublicThis is a novel application of active analog circuits for computing the Cartesian coordinates of points ( targets ) in 2D and 3D space. Two anchors ( points ) are assumed available, with known coor…
SourcePawn 1
-
ALU_4_bit_4_ops_mitll_fdsoi_process
ALU_4_bit_4_ops_mitll_fdsoi_process PublicALU with 4 operations 1) 4 bit carry look ahead adder 2) 4 bit 1’s complimentary 3) 4 bit 2’s complimentary 4) 4bitAddtraction in 4 bits, done in process mitll_fdsoi, schametics to layout
If the problem persists, check the GitHub status page or contact support.