Skip to content
View tz61's full-sized avatar
🎯
Focusing
🎯
Focusing
  • China
  • 23:39 (UTC +08:00)

Highlights

  • Pro

Organizations

@Meta-Team @GensokyoIT @illinois-cs-coursework

Block or report tz61

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

SPI ELF bootloader for Xilinx Microblaze processors

C 22 6 Updated Oct 17, 2017

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

VHDL 279 67 Updated May 16, 2021

Convert a Image to a COE file for Vivado

Python 6 Updated Apr 17, 2024

Chisel: A Modern Hardware Design Language

Scala 3,997 597 Updated Nov 18, 2024

A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L), back-face culling, MSAA anti-aliasing, ordered dithering, etc.

C++ 202 7 Updated Oct 3, 2024

Open-source 486 ATX Motherboard

62 6 Updated Jun 7, 2023

Tiny IBM PC compatible machine with 386 CPU, integrated VGA and sound.

KiCad Layout 54 4 Updated Nov 6, 2024

Tools to help students through ECE 385 - Digital Systems Laboratory

Python 28 11 Updated Dec 6, 2017

Opensource DDR3 Controller

Verilog 211 35 Updated Nov 17, 2024
1 Updated Oct 29, 2024

采用沁恒CH347芯片设计的高速USB to UART, USB to SPI, USB to I2C, USB JTAG桥接板。

47 12 Updated Jan 9, 2024

我设计的一个HDMI转MIPI模块,可以用于驱动各种手机屏幕当显示器用。

C 5,815 870 Updated Sep 10, 2023

Arduino MIPI DSI Shield

VHDL 486 153 Updated Jul 6, 2019

Design files for sdr5 prototype (Zynq + AD9363)

C 92 18 Updated Dec 4, 2019

Development board for the MCP3561 ADC

C++ 6 2 Updated Mar 23, 2021
SystemVerilog 4 2 Updated Dec 14, 2023

3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.

Verilog 70 17 Updated Oct 3, 2020

A DDR3 memory controller in Verilog for various FPGAs

Verilog 367 86 Updated Oct 10, 2021

OpenGL 1.x implementation for FPGAs

C++ 69 8 Updated Nov 16, 2024

润学全球官方指定GITHUB,整理润学宗旨、纲领、理论和各类润之实例;解决为什么润,润去哪里,怎么润三大问题; 并成为新中国人的核心宗教,核心信念。

31,676 2,625 Updated Jul 31, 2024

Send video/audio over HDMI on an FPGA

SystemVerilog 1,092 115 Updated Feb 3, 2024

OpenXuantie - OpenC906 Core

Verilog 323 99 Updated Jun 28, 2024

Markdown editor plugin for WordPress.

PHP 619 89 Updated Aug 3, 2024

RMarkdown Templates for UIUC Theme-Oriented Documents

TeX 51 12 Updated Aug 20, 2021

存储北极学派的哲学,思考,教义repository

HTML 492 48 Updated Mar 16, 2024

A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)

SystemVerilog 107 18 Updated Aug 29, 2022

Mr. Fusion - Universal MiSTer SD card image

Shell 277 13 Updated May 8, 2024

Xilinx Virtual Cable Daemon

C 110 61 Updated Feb 10, 2022

CH347 Xilinx Virtual Cable

C 12 4 Updated Jun 14, 2024

用于xilinx平台的简易自制下载器。

C# 90 43 Updated Aug 18, 2020
Next