SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

 Three Bidirectional Transceivers Driver Meets or Exceeds ANSI Standard 	DW PACKAGE (TOP VIEW)
EIA/TIA-422-B and RS-485 and ITU Recommendation V.11	1D 1 20 1B 1DIR 2 19 1A
Two Skew Limits Available	NC 3 18 NC
 Designed to Operate Up to 20 Million Data Transfers per Second (FAST-20 SCSI) 	GND [] 4 17]] NC NC [] 5 16]] V _{CC}
 High-Speed Advanced Low-Power Schottky Circuitry 	2D [] 6 15 [] 2B 2DIR [] 7 14]] 2A
 Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments 	NC [] 8 13]] 3B 3D [] 9 12]] 3A
 Wide Positive and Negative Input/Output Bus Voltage Ranges 	3DIR 10 11 NC
 Driver Output Capacity ±60 mA 	
Thermal Shutdown Protection	J PACKAGE (TOP VIEW)
 Driver Positive- and Negative-Current Limiting 	
 Receiver Input Impedances 12 kΩ Min 	1DIR 2 13 1A
Receiver Input Sensitivity ±300 mV Max	GND 3 12 V _{CC}
Receiver Input Hysteresis 60 mV Typ	2D 4 11 2B
Operate From a Single 5-V Supply	2DIR 5 10 2A 3D 6 9 3B
 Glitch-Free Power-Up and Power-Down Protection 	3DIR [7 8] 3A

description

Each Channel

Feature Independent Direction Controls for

The SN75ALS170 and SN75ALS170A triple differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and the driver meets ANSI Standards EIA/TIA-422-B and RS-485 and both the driver and receiver meet ITU Recommendation V.11. The SN75ALS170A is designed for FAST-20 SCSI and can transmit or receive data pulses as short as 30 ns with a maximum skew of 5 ns.

The SN75ALS170 and SN75ALS170A operate from a single 5-V power supply. The drivers and receivers have active-high and active-low enables, respectively, which are internally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN75ALS170 and the SN75ALS170A are characterized for operation from 0°C to 70°C.

AVAILABLE OF HONS							
SKEW LIMIT	T PART NUMBER						
10 ns	SN75ALS170DW	SN75ALS170J					
5 ns	SN75ALS170ADW						

AVAILARI E OPTIONS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

Function Tables


EACH DRIVER							
INPUT	DIR	OUTI	PUTS				
D	DIK	Α	В				
Н	Н	Н	L				
L	Н	L	Н				
Х	L	Z	Z				

EACH RECEIVER

DIFFERENTIAL INPUTS A – B	DIR	OUTPUT R
$V_{ID} \ge 0.3 V$	L	Н
$-0.3 \text{ V} < \text{V}_{\text{ID}} < 0.3 \text{ V}$	L	?
$V_{ID} \le -0.3 V$	L	L
Х	н	Z
Open	L	н


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW package.

logic diagram (positive logic)





SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995



schematics of inputs and outputs

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Voltage range at any bus terminal	$\dots \dots -7$ V to 12 V
Enable input voltage, V ₁	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package .	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE									
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING						
DW	1125 mW	9.0 mW/°C	720 mW						
J	1025 mW	8.2 mW/°C	656 mW						



SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bue terminal (concretely or				12	V
voltage at any bus terminal (separately of				-7	v
High-level input voltage, VIH	D, DIR	2			V
Low-level input voltage, VIL	D, DIR			0.8	V
Differential input voltage, V_{ID} (see Note 2)		±12		V	
	Driver			-60	mA
High-level output current, IOH	tv voltage, V _{IL} D, DIR but voltage, V _{ID} (see Note 2) tput current, I _{OH} Driver Receiver put current, I _{OL} Driver Receiver			-400	μA
	Driver			60	A
ow-level output current, IOL	Receiver			8	mA
Operating free-air temperature, TA	·	0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS [†]	MIN ⁻	түр‡	MAX	UNIT
VIK	Input clamp voltage	lı = – 19 mA				-1.5	V
VO	Output voltage	IO = 0		0		6	V
VOH	High-level output voltage	V _{CC} = 4.75 V, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -55 mA	2.7			V
V _{OL}	Low-level output voltage	V _{CC} = 4.75 V, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 55 mA			1.7	V
VOD1	Differential output voltage	IO = 0		1.5		6	V
V _{OD2}	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 VOD1 or 2§			V
		R _L = 54 Ω,	See Figure 1	1.5	2.5	5	V
V _{OD3}	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
$\Delta \mid V_{OD} \mid$	Change in magnitude of differential output voltage¶					±0.2	V
VOC	Common-mode output voltage	R_L = 540 Ω or 100 Ω,	See Figure 1			3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage¶	-				±0.2	V
	Ordersteiner	Output disabled,	V _O = 12 V			1	
0	Output current	See Note 3	V _O = -7 V	1		-0.8	mA
ιн	High-level input current	V _I = 2.4 V	•			20	μA
	Low-level input current	V _I = 0.4 V		1		-400	μA
		$V_{O} = -6 V$				-250	
		$V_{O} = 0$				-150	
IOS	Short-circuit output current	$V_{O} = V_{CC}$				250	mA
		V _O = 8 V				250	
	Quanta summat	Neteral	Outputs enabled		69	90	
△ Voc ^I O ^I IH ^I IL ^I OS ^I CC	Supply current	No load	Outputs disabled		57	78	mA

[†] The power-off measurement in ANSI Standard EIA/TIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs. [‡] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$. § The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

¶ Δ | V_{OD} | and Δ | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The EIA/TIA-422-B limit does not apply for a combined driver and receiver terminal.



SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	MIN	TYP†	MAX	UNIT
		ALS170	RL = 54 Ω,	С _L = 50 рF,	3	8	13	
		ALS170A	T _A =25°C,	See Figure 3	5.5	8	10.5	
^t d(OD)	Differential output delay time	ALS170	$R_{L1} = R_{L3} = 165 \Omega,$ $C_L = 60 \text{ pF},$	R _{L2} = 75 Ω, T _A =25°C,	3	8	13	ns
		ALS170A	See Figure 4	1 _A =23 0,	5.5	8	10.5	
			$R_L = 54 \Omega$, See Figure 3	C _L = 50 pF,		1	5	ns
^t sk(p)	Pulse skew [‡]		$R_{L1} = R_{L3} = 165 \Omega,$ $C_L = 60 \text{ pF},$	R _{L2} = 75 Ω, See Figure 4		1	5	ns
		ALS170	R _L = 54 Ω,	C _L = 50 pF,			10	
• • • • •	Skew limit§	ALS170A	See Figure 3				5	
^t sk(lim)	Skew mmts	ALS170	$R_{L1} = R_{L3} = 165 \Omega$,	R _{L2} = 75 Ω,			10	ns
		ALS170A	$C_{L} = 60 \text{ pF},$	See Figure 4			5	
	Differential output transition time		$R_L = 54 \Omega$, See Figure 3	C _L = 50 pF,	3	8	13	20
^t t(OD)	Differential-output transition time		$R_{L1} = R_{L3} = 165 \Omega,$ $C_L = 60 \text{ pF},$	R _{L2} = 75 Ω, See Figure 4	3	8	13	ns

[†] All typical values are at $V_{CC} = 5$ V and $T_A = 25^{\circ}C$.

 Pulse skew is defined as the |t_d(ODH)-t_d(ODL)| of each channel.
 Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions.

SYMBOL EQUIVALENTS							
DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485					
VO	V _{oa} , V _{ob}	V _{oa} , V _{ob}					
VOD1	VO	VO					
VOD2	V _t (R _L = 100 Ω)	$V_t (R_L = 54 \Omega)$					
V _{OD3}		V _t (Test Termination Measurement 2)					
V _{test}		V _{tst}					
$\Delta V_{OD} $	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $					
V _{OC}	V _{OS}	V _{OS}					
∆ V _{OC}	V _{os} – V _{os}	V _{os} – V _{os}					
los	I _{sa} , I _{sb}						
IO	I _{xa} , I _{xb}	l _{ia} , l _{ib}					

SYMBOL FOUIVALENTS



SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST (CONDITIONS	MIN	TYP†	MAX	UNIT
VIT+	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.3	V
VIT-	Negative-going input threshold voltage	V _O = 0.5 V,	I _O = 8 mA	-0.3‡			V
V _{hys}	Hysteresis voltage (V _{IT +} – V _{IT –})				60		mV
VIK	Enable-input clamp voltage	lı = – 18 mA				-1.5	V
Vон	High-level output voltage	V _{ID} = 300 mV, See Figure 5	I _{OH} = -400 μA,	2.7			V
VOL	Low-level output voltage	$V_{ID} = -300 \text{ mV},$ See Figure 5	I _{OL} = 8 mA,			0.45	V
	High impedance state output ourrent	V _O = 2.4 V				20	
loz	High-impedance-state output current	V _O = 0.4 V				-400	μA
		Other input = 0,	V _I = 12 V			1	mA
I	Line input current	See Note 4	$V_{I} = -7 V$			-0.8	ША
IH	High-level enable-input current	VIH = 2.7 V				20	μΑ
IL	Low-level enable-input current	V _{IL} = 0.4 V				-100	μΑ
ſ	Input resistance			12			kΩ
los	Short-circuit output current	V _{ID} = 300 mV,	$V_{O} = 0$	-15		-85	mA
	Supply autropt	No. I and	Outputs enabled	69	69	90	
lcc	Supply current	No load	Outputs disabled		57	78	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 4: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER		TEST CONDITIONS	MIN	түр†	MAX	UNIT
t=	Propagation delay time, low-to-high-level	ALS170		9		19	ns
^t PLH	output	ALS170A	$V_{ID} = -1.5 V$ to 1.5 V, $C_{I} = 15 pF$, $T_{A} = 25^{\circ}C$,	11.5		16.5	115
	Propagation delay time, high-to-low-level	ALS170	See Figure 6 $A = 25 C$,	9		19	20
^t PHL	output	ALS170A	J	11.5		16.5	ns
4	Pulse skew§	ALS170			2	6	
^t sk(p)		ALS170A	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$			5	ns
1	Skew limit¶	ALS170	$C_L = 15 \text{pF},$ See Figure 6			10	20
^t sk(lim)		ALS170A	1			5	ns

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

§ Pulse skew is defined as the |tpLH-tpHL| of each channel.

Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions.



SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} and V_{OC}





Figure 2. Driver V_{OD3}



TEST CIRCUIT


VOLTAGE WAVEFORMS

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. C_{L} includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms




SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_Q = 50 Ω .
 - B. CL includes probe and jig capacitance.







Figure 5. Receiver VOH and VOL




SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms






SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995



TYPICAL CHARACTERISTICS



SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995









SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

APPLICATION INFORMATION











Figure 17. Typical Differential SCSI Application Circuit



SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995



APPLICATION INFORMATION







PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75ALS170ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A	Samples
SN75ALS170ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A	Samples
SN75ALS170DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*Al	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN75ALS170ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
	SN75ALS170DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS170ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75ALS170DWR	SOIC	DW	20	2000	367.0	367.0	45.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated