**MC33742DWR2 Freescale Semiconductor, Inc.** 24

## **MOTOROLA**

SEMICONDUCTOR TECHNICAL DATA

Document order number: MC33742 Rev 2.0, 10/2004

# *Advance Information*

# **System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver**

The 33742 and the 33742S are monolithic integrated circuits combining many functions frequently used by automotive environmental control units (ECUs).

The 33742 is an SBC having a fully protected fixed 5.0 V low-drop regulator with current limit, overtemperature pre-warning, and reset. An output drive with sense input is also provided to implement a second 5.0 V regulator, using an external PNP bipolar junction transistor. The 33742 has normal, standby, stop, and sleep modes, an internally switched high-side power supply output with four wake-up inputs, programmable window watchdog, interrupt, reset, SPI input control, and a high-speed CAN transceiver compatible with CAN 2.0 A and B protocols for module-to-module communication.

#### **Features**

- High-Speed 1.0 Mbps CAN Interface with Bus Diagnostic Capability (Detection of CANH and CANL Short to Ground, to  $V_{DD}$ , and to  $V_{SUP}$ )
- Low-Drop Voltage 5.0 V, 200 mA  $V_{DD}$  Regulator with Current-Limiting, Overtemperature Pre-Warning, and Output Monitoring with Reset
- Additional 5.0 V Regulator with External Series Pass Transistor
- Normal, Standby, Stop, and Sleep Modes with Low Sleep and Stop Mode Current
- 150 mA High-Side Switch Output for Control of External Circuitry
- Four External Wake-Up Inputs
- Software-Programmable Watchdog Window, Interrupt, and Reset

 $\blacksquare$ 

.<br>ق



**33742**



**28-TERMINAL SOICW**

### **ORDERING INFORMATION**





[This document co](http://pdf.dzsc.com/)ntains certain information on a new product. Specifications and information herein are subject to change without notice.







 **Figure 1. 33742 Simplified Internal Block Diagram**



#### **TERMINAL DEFINITIONS**

A functional description of each terminal can be found in the System/Application Information section beginning on page 18.



### **MAXIMUM RATINGS**

All voltages are with respect to ground unless otherwise noted.



Notes

1. ESD1 testing is performed in accordance with the Human Body Model (C<sub>ZAP</sub>=100 pF, R<sub>ZAP</sub>=1500 Ω).

- 2. ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP}$ =200 pF,  $R_{ZAP}$ =0  $\Omega$ ).
- 3. Testing in accordance with ISO 7637-1. See also Figure 2.
- 4. Maximum power dissipation at 85°C ambient temperature in free air with no heatsink, according to JEDEC JESD51-2 and JESD51-3 specifications.
- 5. Load dump test in accordance with ISO 7637-1.
- 6. Transient test in accordance with ISO 7637-1. See also **Figure 3.**



**Note** Waveform per ISO 7637-1. Test Pulses 1, 2, 3a, and 3b.

#### **Figure 2. ISO 7637 Test Setup for L0:L3 Inputs Figure 3. ISO 7637 Test Setup for CANH/CANL**



**Note** Waveform per ISO 7637-1. Test Pulses 1, 2, 3a, and 3b.

Fr

### **MAXIMUM RATINGS (continued)**

All voltages are with respect to ground unless otherwise noted.



Notes

7. Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

#### **STATIC ELECTRICAL CHARACTERISTICS**

Characteristics noted under conditions 4.75 V ≤ V2 ≤ 5.25 V, 5.5 V ≤ V<sub>SUP</sub> ≤ 18 V, and -40°C ≤ T<sub>A</sub> ≤ 125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.



Notes

8. All functions and modes available and operating. Watchdog, HS turn ON/turn OFF, CAN cell operating, L0:L3 inputs operating, SPI read/ write operation. Overtemperature may occur.

9.  $V_{DD}$  > 4.0 V,  $\overline{RST}$  HIGH if reset 2 selected by SPI, logic terminal high level reduced, device is functional.

10. Current measured at  $V_{\text{SUP}}$  terminal.

11. If CAN cell is Sleep-Enabled for wake-up, an additional current (I<sub>CAN-SLEEP</sub>) must be added to specified value.

12. Oscillator running means one of the following function is active: Forced Wake-Up *or* Cyclic Sense *or* Software Watchdog in Stop mode.

13. Oscillator not running means none of the following functions are active: Forced Wake-Up *and* Cyclic Sense *and* Software Watchdog in Stop mode.

### **STATIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V ≤ V2 ≤ 5.25 V, 5.5 V ≤ V<sub>SUP</sub> ≤ 18 V, and -40°C ≤ T<sub>A</sub> ≤ 125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.



Notes

- 14. Current measured at  $V_{\text{SUP}}$  terminal.
- 15. Oscillator not running means none of the following functions are active: Forced Wake-Up *and* Cyclic Sense *and* Software Watchdog in Stop mode.
- 16. Guaranteed by design; however, it is not production tested.
- 17. I<sub>DD</sub> is the total regulator output current. V<sub>DD</sub> specification with external capacitor. Stability requirement: Capacitance > 47 µF, ESR < 1.3  $\Omega$ (tantalum capacitor). In Reset, Normal Request, Normal and Standby modes. Measures with capacitance =  $47 \mu$ F tantalum.

#### **STATIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V ≤ V2 ≤ 5.25 V, 5.5 V ≤ V<sub>SUP</sub> ≤ 18 V, and -40°C ≤ T<sub>A</sub> ≤ 125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.



Notes

19. Guaranteed by characterization and design; however, it is not production tested.

20. V2 specification with external capacitor. Stability requirement: capacitance > 42  $\mu$ F and ESR < 1.3 Ω (tantalum capacitor), external resistor between base and emitter required. Measurement conditions: ballast transistor MJD32C, capacitance > 10 µF tantalum, 2.2 kΩ resistor between base and emitter of ballast transistor.

21. Guaranteed current capability of the V2CTRL terminal is 10 mA. Current may be higher. No active limitation is provided.

<sup>18.</sup> I<sub>DD</sub> is the total regulator output current. V<sub>DD</sub> specification with external capacitor. Stability requirement: capacitance > 47 µF, ESR < 1.3  $\Omega$ (tantalum capacitor). In Reset, Normal Request, Normal and Standby modes, measures with capacitance =  $47 \mu F$  tantalum.

### **STATIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V  $\leq$  V2  $\leq$  5.25 V, 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, and -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.



Notes

22. Push-pull structure with tri-state condition  $(\overline{\text{CS}}\text{HIGH})$ .

23. Output terminal only. Supply from  $V_{DD}$ . Structure switch to ground with pullup current source.

24. Push-pull structure.

### **STATIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V  $\leq$  V2  $\leq$  5.25 V, 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, and -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.



Notes

25. Guaranteed by design; however, it is not production tested.

F

### **STATIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V  $\leq$  V2  $\leq$  5.25 V, 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, and -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.

![](_page_10_Picture_502.jpeg)

Notes

26. Reported in CAN register. For a description of the contents of the CAN register, refer to CAN Register (CAN) on page 40.

### **STATIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V ≤ V2 ≤ 5.25 V, 5.5 V ≤ V<sub>SUP</sub> ≤ 18 V, and -40°C ≤ T<sub>A</sub> ≤ 125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.

![](_page_11_Picture_292.jpeg)

Notes

27. Guaranteed by design; however, it is not production tested.

#### **DYNAMIC ELECTRICAL CHARACTERISTICS**

Characteristics noted under conditions 4.75 V ≤ V2 ≤ 5.25 V, 5.5 V ≤ V<sub>SUP</sub> ≤ 18 V, and -40°C ≤ T<sub>A</sub> ≤ 125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.

![](_page_12_Picture_402.jpeg)

tWD

8.58 39.6 88 308

10.92 50.4 112 392

ms

Notes

Period 1 Period 2 Period 3 Period 4

28. See Figure 4, SPI Timing Diagram, page 17.

Watchdog Period Normal and Standby Modes

29. Not production tested. Guaranteed by design.

30. Not production tested. Guaranteed by design. Detected by V2 OFF.

31.  $f_{\text{OSC}}$  is indirectly measured (1.0 ms reset) and trimmed.

F

### **DYNAMIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V  $\leq$  V2  $\leq$  5.25 V, 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, and -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.

![](_page_13_Picture_518.jpeg)

32. Delay starts at falling edge of clock cycle #8 of the SPI command and start of "Turn ON" or "Turn OFF" of HS or V2.

33. Guaranteed by design; however, it is not production tested.

F

### **DYNAMIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V ≤ V2 ≤ 5.25 V, 5.5 V ≤ V<sub>SUP</sub> ≤ 18 V, and -40°C ≤ T<sub>A</sub> ≤ 125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.

![](_page_14_Picture_288.jpeg)

34. Guaranteed by design; however, it is not production tested.

### **DYNAMIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions 4.75 V  $\leq$  V2  $\leq$  5.25 V, 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, and -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions unless otherwise noted.

![](_page_15_Picture_484.jpeg)

Notes

F

35. See Figure 5, page 17.

36. See **Figure 6**, page 17.

37. See Figure 7, page 17.

![](_page_16_Figure_1.jpeg)

## **Timing Diagrams**

**Note** Incoming data at MOSI terminal is sampled by the 33742 at SCLK falling edge. Outgoing data at MISO terminal is set by the 33742 at SCLK rising edge (after  $t_{\text{VALID}}$  delay time).

![](_page_16_Figure_4.jpeg)

![](_page_16_Figure_5.jpeg)

 **Figure 5. Propagation Loop Delay TXD to RXD**

![](_page_16_Figure_7.jpeg)

 **Figure 6. Propagation Delay TXD to CAN**

## **SYSTEM/APPLICATION INFORMATION**

## **INTRODUCTION**

The 33742 and the 33742S are integrated circuits dedicated to automotive applications. Their functions include the following:

- One fully protected voltage regulator with 200 mA total output current capability available at the  $V_{DD}$  terminal.
- Driver for external pass transistor for V2 regulator function.
- $V<sub>DD</sub>$  regulator undervoltage reset function, programmable window or timeout software watchdog function.
- Two running modes: Normal and Standby modes when the microcontroller is running.
- Sleep and Stop modes for operation in low power mode to reduce the application current consumption, while offering wake-up capability from CAN interface, L3:L0 wake-up input, and automatic timer wake-up.
- Programmable wake-up input and cyclic sense wake-up.
- CAN high-speed physical interface with bus failure diagnostic and enhanced protection feature for TXD and RXD failure.
- Interface with micro through SPI. Interrupt output to report device status, diagnostic, and wake-up event.

### **FUNCTIONAL TERMINAL DESCRIPTION**

### **RXD and TXD**

The RXD and TXD terminals (receive data terminal and transmit data terminal, respectively) are connected to the microcontroller CAN protocol handler. TXD is an input and controls the CANH and CANL line state (dominant when TXD is LOW, recessive when TXD is HIGH). RXD is an output and reports the bus state (RXD LOW when CAN bus is dominant, HIGH when CAN bus is recessive).

## **V<sub>DD</sub>**

The  $V_{DD}$  terminal is the output terminal of the 5.0 V internal regulator. It can deliver up to 200 mA. This output is protected against overcurrent and overtemperature. It includes an overtemperature pre-warning flag, which is set when the internal regulator temperature exceeds 130°C typical. When the temperature exceeds the overtemperature shutdown (170°C typical), the regulator is turned off.

 $V<sub>DD</sub>$  includes an undervoltage reset circuitry, which sets the  $\overline{\text{RST}}$  terminal LOW when  $V_{DD}$  is below the undervoltage reset threshold.

## **RST**

The Reset terminal  $\overline{RST}$  is an output that is set LOW when the device is in reset mode. The RST terminal is set HIGH when the device is not in reset mode. RST includes an internal pullup current source. When RST is LOW, the sink current capability is limited, allowing RST to be shorted to 5.0 V for software debug or software download purposes.

## **INT**

The Interrupt terminal  $\overline{\text{INT}}$  is an output that is set LOW when an interrupt occurs.  $\overline{\text{INT}}$  is enabled using the Interrupt Register (INTR). When INT occurs, INT stays LOW until the INT source is cleared.

#### INT output also reports a wake-up event by a 10 µs typical pulse when the device is in stop mode.

## **V2**

The V2 terminal is the input sense of the V2 regulator. It is connected to the external ballast transistor. V2 is also the 5.0 V supply of the internal CAN interface. It is possible to connect V2 to an external 5.0 V regulator or to the  $V_{DD}$  output when no external ballast transistor is used. In this case, the V2CTRL terminal must be left open. Refer to Figure 28, 33742 Typical Application Schematic, page 46.

### **V2CTRL**

The V2CTRL terminal is the output drive of the V2 regulator connected to the external ballast transistor.

## **V<sub>SUP</sub>**

The  $V_{\text{SUP}}$  terminal is the battery supply input of the device.

## **HS**

The HS terminal is the internal high-side driver output. It is internally protected against overcurrent and overtemperature.

## **L0, L1, L2, and L3**

The L0:L3 input terminals can be connected to external switches or any IC's output. The state of the inputs can be read by SPI. Theses inputs can be used as wake-up events when the device is set in Sleep or Stop mode.

## **CANH and CANL**

The CAN High and CAN Low terminals are the interfaces to the CAN bus lines. They are controlled by TXD input level, and the state of CANH and CANL is reported through RXD output. A 60 Ω impedance termination is connected between CANH and CANL.

## **SCLK**

This is the Serial Data Clock terminal of the serial peripheral interface.

#### **MISO**

This is the Master In/Slave Out terminal of the serial peripheral interface. Data are send from the device to the microcontroller through MISO terminal.

### **MOSI**

This is the Master Out/Slave In terminal of the serial peripheral interface. Control data from the microcontroller are received through this terminal.

### **CS**

This is the device Chip Select terminal of the serial peripheral interface. When this terminal is LOW, the internal serial peripheral interface of the device is selected.

### **WDOG**

The Watchdog terminal is used to signal that a software watchdog has not been properly triggered.

## **DEVICE OPERATION**

### **Power Supply**

The 33742 is supplied from the battery line through the  $V_{SUP}$ terminal. An external diode is required to protect against negative transients and reverse battery. The 33742 can operate from 4.5 VDC and under jump-start conditions at 27 VDC.

The  $V_{SUP}$  terminal sustains standard automotive voltage conditions such as load dump at 40 V. When  $V_{\text{SUP}}$  falls below 3.0 V typical, the 33742 detects it and stores the information in the Mode Control Register (MCR) bit BATFAIL. Detection is available in all operation modes.

**Note** For a detailed description of all the registers mentioned in this section, refer to the section titled SPI INTERFACE AND REGISTER DESCRIPTION beginning on page 38.

The 33742 incorporates a battery early warning function, which provides a maskable interrupt when the  $V_{\text{SUP}}$  voltage is below 6.0 V typical. A hysteresis is included. Operation is only in Normal and Standby modes.  $V_{\text{SUP}}$  LOW is reported in the Input/Output Register (IOR).

### **V<sub>DD</sub>** Regulator

The  $V_{DD}$  regulator is a 5.0 V output with output current capability up to 200 mA. It includes a voltage monitoring circuitry associated with an undervoltage reset function. The  $V<sub>DD</sub>$  regulator is fully protected against overcurrent and short circuit. It has overtemperature detection warning flags (bit VDDTEMP in the MCR and INTR registers) and overtemperature shutdown with hysteresis.

### **V2 Regulator**

V2 regulator circuitry is designed to drive an external pass transistor increasing output current flexibility. Two terminals, V2 and V2CTRL, are used to achieve the flexibility. Output voltage is 5.0 V and is realized by a tracking function of the  $V_{DD}$ 

regulator. The recommended ballast transistor is MJD32C. Other transistors can be used, however. Depending on the PNP transistor gain, an external resistor-capacitor network might be connected. V2 is the supply input for the CAN cell. The state of V2 is reported in the IOR register (bit V2LOW set to logic [1] if V2 is below 4.0 V typical).

### **HS V<sub>SUP</sub> Switch Output**

HS output is a 2.0  $\Omega$  typical switch from  $V_{\text{SUP}}$  terminal. It allows the supply of external switches and their associated pullup or pulldown circuitry, in conjunction, for example, with the wake-up input terminals L0:L3. Output current is limited to 200 mA and HS is protected against short circuit and has an overtemperature shutdown (bit HSOT in the IOR register and bit HSOT-V2LOW in the INTR register).

HS output is controlled by the bit HSON in the IOR register. Thanks to an internal timer, HS can be activated at regular intervals in Sleep and Stop modes. It can also be permanently turned on in Normal or Standby modes to drive loads or supply peripheral components. No internal clamping protection circuit is implemented; thus dedicated external protection circuitry is required in case of inductive load drive. HS negative voltage should not go below -0.3 V.

### **Battery Fail Early Warning**

Refer to the discussion under the heading Power Supply, above.

#### **Internal Clock**

The 33742 has an internal clock used to generate all timings (reset, watchdog, cyclic wake-up, filtering time, etc.). Two oscillators are implemented. A high-accuracy (±12 percent) oscillator used in Normal Request, Normal, and Standby modes, and a low-accuracy (±30 percent) oscillator used in Sleep and Stop modes.

#### **Functional Modes**

The 33742 has four modes of operation, all controlled by the SPI. The modes are Standby, Normal, Stop, and Sleep. An additional temporary mode called Normal Request mode is automatically accessed by the device after reset or wake-up from Stop mode. A Reset mode is also implemented. Special modes and configuration are possible for debug and program microcontroller flash memory.

Table 2 below offers a summary of the functional modes.

**Wake-Up** 

#### **Reset Mode**

In the Reset mode, the RST terminal is LOW and a timer runs for  $t_{\overline{\text{RSTDD}}}$  time. After  $t_{\overline{\text{RSTDD}}}$  has elapsed, the 33742 enters Normal Request mode. Reset mode is entered if a reset condition occurs ( $V_{DD}$  LOW, watchdog timeout, or watchdog trigger in a closed window).

#### **Normal Request Mode**

Normal Request mode is a temporary mode automatically accessed by the 33742 after the Reset mode or after the 33742 wakes up from Stop mode. After wake-up from the Sleep mode or after device power-up, the 33742 enters the Reset mode before entering the Normal Request mode. After a wake-up from the Stop mode, the 33742 enters the Normal Request mode directly.

![](_page_19_Picture_505.jpeg)

**Table 2. Table of Operation**

#### Notes

38. Mode entered via special sequence described under the heading Debug Mode: Hardware and Software Debug with the 33742 beginning on page 25.

39.  $I_{DD}$  overcurrent always enabled.

40. WDOG if enabled.

In Normal Request mode, the  $V_{DD}$  regulator is ON, the V2 regulator is OFF, and the RST terminal is HIGH. As soon as the 33742 enters the Normal Request mode, an internal 350 ms timer is started (parameter  $t_{\text{NRTOUT}}$ ). During these 350 ms, the MCU of the application must address the 33742 via SPI and configure the TIM1 subregister to select the watchdog period. This is the condition for the 33742 to stop the 350 ms timer and go into the Normal or Standby mode and set the watchdog timer according to the configuration.

#### **Normal Request Entered and No Watchdog Configuration Occurs**

If the Normal Request mode is entered after the 33742 powers up or after a wake-up from Stop mode, and if no watchdog configuration occurs while the 33742 is in Normal Request mode, the 33742 goes into Reset mode after the 350 ms time period has expired before again going into Normal Request mode. If no watchdog configuration is achieved, the 33742 alternatively goes from Normal Request mode, to Reset mode, to Normal Request mode, and so on.

If the Normal Request mode is entered after a wake-up from Sleep mode, and if no watchdog configuration occurs while the 33742 is in Normal Request mode, the 33742 goes back to Sleep mode.

#### **Normal Mode**

In Normal mode, both the  $V_{DD}$  and V2 regulators are ON. This corresponds to the normal application operation. All functions are available in this mode (watchdog, wake-up input reading through SPI, HS activation, and CAN communication). Watchdog software is running and must be periodically cleared through SPI.

#### **Standby Mode**

In Standby mode, only the  $V_{DD}$ regulator is ON. The V2 regulator is turned OFF by disabling the V2CTRL terminal. The CAN interface is not able to send messages. If a CAN message is received, the CANWU bit is set. Other functions available are L0:L3 input reading through SPI and HS activation. Watchdog is running.

#### **Sleep Mode**

In Sleep mode, the  $V_{DD}$  and V2 regulators are OFF. Current from the  $V_{\text{SUP}}$  terminal is reduced. In Sleep mode, the 33742 can be awakened by L0:L3 inputs, by cyclic sense of the L0:L3 inputs, by the automatic forced wake-up timer, and from the CAN physical interface receiving an incoming CAN message. When a wake-up occurs, the 33742 goes first into the Reset mode before entering Normal Request mode.

#### **Stop Mode**

The V2 regulator is turned OFF by disabling the V2CTRL terminal. The  $V_{DD}$  regulator is activated in a special low power mode, allowing the delivery of a few mA. The objective is to maintain power on the MCU of the application while the MCU is turned into power-saving condition (i.e, Stop or Wait modes). In Stop mode, the device supply current from  $V_{PWR}$  is very low.

When the application is in Stop mode (both MCU and 33742), the application can wake up from either the 33742 side (for example, cyclic sense, forced wake-up, CAN message, wake-up inputs, and overcurrent on  $V_{DD}$ ) or the MCU side (key wake-up, etc.).

Stop mode is always selected by SPI. In Stop mode, the watchdog software may be either running or not running depending upon selection by SPI (Reset Control Register [RCR], bit WDSTOP). To clear the watchdog if it is running, the 33742 must be awakened by the  $\overline{\text{CS}}$  terminal (SPI wake-up). In Stop mode, the 33742 wake-up capability is identical to that in Sleep mode, with the addition of  $\overline{CS}$  and  $V_{DD}$  overcurrent wakeup. Refer to **Table 2**, page 20.

#### **Application Wake-Up from 33742 Side**

When the application is in Stop mode, it can wake up from the 33742 side. When a wake-up is detected by the 33742 (for example, CAN, wake-up input), the 33742 turns itself into Normal Request mode and generates an interrupt pulse at the INT terminal.

#### **Application Wake-Up from MCU Side**

When the application is in Stop mode, the wake-up event may come from the MCU side. In this case the MCU signals to the 33742 by a LOW-to-HIGH transition on the CS terminal. Then the 33742 goes into Normal Request mode and generates an interrupt pulse at the INT terminal.

#### **Stop Mode Current Monitor**

If the  $V_{DD}$  output current exceeds an internal threshold (I<sub>DDS-WU</sub>), the 33742 goes automatically into Normal Request mode and generates an interrupt at the INT terminal. The interrupt is not maskable and the INTR register will have no flag set.

#### **Interrupt Generation When Wake-Up from Stop Mode**

When the 33742 wakes up from Stop mode, it first enters the Normal Request mode before generating a pulse (10 µs typical) on the INT terminal. These interrupts are not maskable, and the wake-up event can be read through the SPI registers, CANWU bit in the CAN Register (CANR), and LCTRx bit in the Wake-Up Register (WUR). In case of wake-up from Stop mode overcurrent or from forced wake-up, no bit is set. After the INT pulse, the 33742 accepts SPI command after a time delay  $(t_{S-1STSPI})$ .

#### **Watchdog Software in Stop Mode**

If watchdog is enabled, the MCU has to wake up independently of the 33742 before the end of the 33742 watchdog time. In order to do this, the MCU must signal the wake-up to the 33742 through the SPI wake-up (CS activation). The 33742 then wakes up and jumps into the Normal Request mode. The MCU has to configure the 33742 to go to either Normal or Standby mode. The MCU can then decide to go back to the Stop mode.

If no MCU wake-up occurs within the watchdog timing the 33742 activates the RST terminal and jumps into the Normal Request mode. The MCU can then be initialized.

#### **Stop Mode Enter Command**

Stop mode is entered at the end of the SPI message at the rising edge of the  $\overline{\text{CS}}$ . (Refer to the t  $\overline{\text{CS}}$ -STOP data in the Dynamic Electrical Characteristics table on page 13.) Once Stop mode is entered, the 33742 can wake up from the  $V_{DD}$ regulator overcurrent detection. In order to allow time for the MCU to complete the last CPU instruction, allowing the MCU to enter its low power mode, a deglitcher time of 40 µs typical is implemented.

Figure 8, page 22, depicts the operation of entering the Stop mode.

![](_page_21_Figure_5.jpeg)

![](_page_21_Figure_6.jpeg)

### **RST and WDOG Terminals, Software Watchdog Operations**

#### **Watchdog Software (Selectable Watchdog Window or Watchdog Timeout)**

Watchdog software is used in the 33742 Normal and Standby modes for monitoring the MCU. Watchdog may be either watchdog window or watchdog timeout, selectable by SPI (TIM1 subregister, bit WDW). Default is watchdog window.

The watchdog period may be set from 10 ms to 350 ms (TIM1 subregister, bits WDT0 and WDT1). When watchdog window is selected, the closed window is the first part of the selected period, and the open window is the second part of the period. (Refer to Timing Register (TIM1/2) beginning on page 43.)

Watchdog can only be cleared within the open window time. Any attempt to clear watchdog in the closed window will generate a reset. Watchdog is cleared through SPI by addressing the TIM1 subregister.

#### **RST Terminal Description**

A reset output is available to reset the MCU. Causes of reset are the following:

- $V_{DD}$  Falling Out of Range—If V<sub>DD</sub> falls below the reset threshold ( $V_{\overline{\text{RSTTH}}}$ ), the  $\overline{\text{RST}}$  terminal is pulled LOW until  $V<sub>DD</sub>$  returns to the normal voltage.
- Power-ON Reset-At 33742 power-on or wake-up from Sleep mode, the RST terminal is maintained LOW until  $V_{DD}$  is within its operation range.
- Watchdog Timeout—If watchdog is not cleared, the 33742 will pull the RST terminal LOW for the duration of the reset time  $(t_{\overline{RST}})$ .

#### **Reset and Watchdog Operation**

Table 3 describes watchdog and reset output modes of operation.  $\overline{\text{RST}}$  is activated in the event  $\text{V}_{\text{DD}}$  fall or watchdog is not triggered. WDOG output is active LOW as soon as RST goes LOW and stays LOW as long as the watchdog is not properly reactivated by SPI. The WDOG output terminal is a push-pull structure that can drive external components of the application; for instance, to signal MCU wrong operation.

Figure 9 illustrates the device behavior in the event the TIM1 register in not properly accessed. In this case a software reset occurs, and the WDOG terminal is set LOW until the TIM1 register is properly accessed.

#### **Table 3. Watchdog and Reset Output Operation**

![](_page_22_Picture_347.jpeg)

Notes

41. WDOG stays LOW until the TIM1 register is properly addressed through SPI.

![](_page_22_Figure_8.jpeg)

 **Figure 9. RST and WDOG Output Operation**

### **Wake-Up Capabilities**

Several wake-up capabilities are available to the 33742 when it is in Sleep or Stop mode. When a wake-up has occurred, the wake-up event is stored in the Wake-Up Register (WUR) or the CAN register. The MCU can then access the wake-up source. The wake-up options are selectable through SPI while the 33742 is in Normal or Standby mode and prior to entering low power mode (Sleep or Stop mode). When a wakeup occurs from Sleep mode, the 33742 activates  $V_{DD}$ . It generates an interrupt if wake-up occurs from Stop mode.

### **Wake-Up from Wake-Up Inputs (L0:L3) Without Cyclic Sense**

The wake-up lines are dedicated to sense the state of external switches and if changes occur to wake up the MCU (in Sleep or Stop modes). Wake-up terminals L0:L3 are able to handle 40 VDC. The internal threshold is 3.0 V typical and these inputs can be used as an input port expander. The wakeup input states are read through SPI (WUR register).

In order to select and activate direct wake-up from the L0:L3 inputs, the WUR register must be configured with the appropriate level sensitivity. Additionally, the Low Power

Control (LPC) Register must be configured with 0xx0 data (bits LX2HS and HSAUTO are set to 0).

Level sensitivity is selected by the WUR register. Level sensitivity is configured by L0:L3 input pairs: L0 and L1 level sensitivity are configured together, while L2 and L3 are configured together.

#### **Cyclic Sense Wake-Up (Cyclic Sense Timer and Wake-Up Inputs L0:L3)**

The 33742 can wake up upon state change of one of the four wake-up input lines (L0:L3) while the external pullup or pulldown resistor of the switches associated with the wake-up input lines are biased with HS  $V_{\text{SUP}}$  switch. The HS switch is activated in Sleep or Stop modes from an internal timer. Cyclic Sense and Forced Wake-Up are exclusive. If Cyclic Sense is enabled, Forced Wake-Up cannot be enabled.

In order to select and activate the cyclic sense wake-up from the L0:L3 inputs, the WUR register must be configured with the appropriate level sensitivity, and the LPC register must be configured with 1xx1 data (bit LX2HS set at 1 and bit HSAUTO set at 1). The wake-up mode selection (direct or cyclic sense) is valid for all four wake-up inputs.

#### **Forced Wake-Up**

The 33742 can wake up automatically after a predetermined time spent in Sleep or Stop mode. Cyclic Sense and Forced Wake-up are exclusive. If Forced Wake-Up is enabled (FWU bit set to 1 in the LPC register), Cyclic Sense cannot be enabled.

#### **CAN Interface Wake-Up**

The 33742 incorporates a high-speed 1.0 Mbps CAN physical interface. It is compatible with ISO 11898-2. The control of the CAN physical interface operation is accomplished through the SPI. CAN modes are independent of the 33742 operation modes.

The 33742 can wake up from a CAN message if the CAN wake-up is enabled. Refer to the section titled CAN BUS MODULE DESCRIPTION beginning on page 29 for details of the wake-up detection.

#### **SPI Wake-Up**

The 33742 can be awakened by the  $\overline{CS}$  terminal in Sleep or Stop modes. Wake-up is detected by the CS terminal transition from LOW to HIGH level. In Stop mode, this corresponds with the condition where the MCU and the 33742 are in Stop mode and when the application wake-up event comes through the MCU.

#### **33742 Power-Up and 33742 Wake-Up from Sleep Mode**

After device or system power-up, or after the 33742 wakes up from Sleep mode, the 33742 enters into the Reset mode prior to moving into Normal Request mode.

Figure 10 shows the device state diagram and Figure 11, page 25, shows device behavior after power-up sequence.

![](_page_23_Figure_11.jpeg)

### 1 2 3 4 Denotes priority

**State Machine Description** Nostop =  $N$ ostop bit = !Nostop = Nostop bit = 0  $BATFAll = Baffail bit = 1$ !BATFAIL = Batfail bit = 0  $V_{DD}$  Overtemperature =  $V_{DD}$  thermal shutdown occurs  $V_{DD}$  LOW =  $V_{DD}$  below reset threshold

 $V<sub>DD</sub>$  LOW > 100 ms =  $V<sub>DD</sub>$  below reset threshold for more than 100 ms Watchdog: Trigger = TIM1 subregister write operation

 $V_{\text{SUP}}$  > BFew =  $V_{\text{SUP}}$  > Battery Fail Early Warning (6.1 V typical)

Watchdog: Timeout = TIM1 register not written before watchdog timeout period expired, or watchdog written in incorrect time window if watchdog window selected (except Stop mode). In Normal Request mode, timeout is 355 ms  $p2.2$  (350 ms  $p3$ ) ms.

- SPI: Sleep = SPI write command to MCR register, data sleep
- SPI: Stop = SPI write command to MCR register, data stop
- SPI: Normal = SPI write command to MCR register, data normal
- SPI: Standby = SPI write command to MCR register, data standby
- 42. These two SPI commands must be sent consecutively in this sequence.
- 43. If watchdog activated.

Notes

 **Figure 10. 33742 State Diagram (Not Valid in Debug Modes)**

![](_page_24_Figure_1.jpeg)

![](_page_24_Figure_2.jpeg)

### **Debug Mode: Hardware and Software Debug with the 33742**

When the 33742 is mounted on the same printed circuit board as the MCU it supplies, both application software and 33742 dedicated routines must be debugged. The following features permit software debugging by allowing the possibility of disabling the 33742 internal software watchdog timer.

#### **Device Power-Up, Reset Terminal Connected to V<sub>DD</sub>**

At 33742 power-up,  $V_{DD}$  voltage is provided; however, if no SPI communication occurs to configure the device, a reset occurs every 350 ms. In order to allow software debug and avoid MCU reset, the RST terminal can be connected directly to  $V_{DD}$  by a jumper.

#### **Debug Modes with Software Watchdog Disabled Though SPI (Normal Debug, Standby Debug, and Stop Debug)**

The watchdog software can be disabled through SPI. To avoid unwanted watchdog disable while limiting the risk of disabling the watchdog during 33742 normal operation, watchdog disable must be done using the following sequence:

- $\cdot$  Step 1–Power down the 33742.
- Step 2-Power up the 33742. This sets the BATFAIL bit, allowing the 33742 to enter Normal Request mode.
- Step 3–Write to the TIM1 subregister to allow the 33742 to enter Normal mode.
- Step 4–Write to the MCR register with data 0000. This enables the debug mode. Complete SPI byte is 0001 0000.
- Step 5-Write to the MCR register normal debug. SPI byte is 0001 x101.

**Important** While in debug mode, the 33742 can be used without having to clear the watchdog on a regular basis to facilitate software and hardware debug.

Step 6-To leave the debug mode, write 0000 to the MCR register.

At Step 2, the 33742 is in Normal Request. Steps 3, 4, and 5 should be completed consecutively and within the 350 ms time period of the Normal Request mode. If not, the 33742 will go into Reset mode and enter Normal Request again.

Figure 12, page 26, illustrates debug mode selection.

![](_page_25_Figure_1.jpeg)

![](_page_25_Figure_2.jpeg)

When the 33742 is in debug mode and has been set into Stop Debug or Sleep, a wake-up causes the 33742 to enter the Normal Request mode for 350 ms. To avoid having the 33742 generate a reset (enter Reset mode), the desired next debug mode (Normal Debug or Standby Debug) should be configured within the 350 ms time period of the Normal Request mode.

To avoid entering debug mode after a power-up, first read the BATFAIL bit (MCR read) and write 0000 into the MCR register.

Figure 13 below and Figure 14, page 27, show the detailed operation of the 33742 once the debug mode has been selected.

![](_page_25_Figure_6.jpeg)

 **Figure 13. Transitions to Enter Debug Modes**

![](_page_26_Figure_1.jpeg)

(1) If Stop mode is entered, it is entered without watchdog, no matter the WDSTOP bit.

(E) Debug mode entry point (Step 5 of the Debug mode entering sequence).

(R) Represents transitions to Reset mode due to  $V_{DD}$  low.

 **Figure 14. Simplified 33742 State Diagram in Debug Modes**

#### **MCU Flash Programming Configuration**

To allow for the possibility of downloading software into the application memory (MCU EEPROM or Flash), the 33742 is capable of allowing (1)  $V_{DD}$  to be forced by an external power supply to 5.0 V and (2) the  $\overline{\text{RST}}$  and the WDOG outputs to be forced by external signal sources to 0 V or 5.0 V, both without damaging the device. This allows, for example, the complete application board to be supplied by external power supply and external signal to be applied to the reset terminals. No functions of the 33742 are operating. **Figure 15** illustrates a typical configuration for the connection of programming and debugging tools.

The  $V_{DD}$  regulator has an internal pass transistor between  $V_{\text{SUP}}$  and the  $V_{\text{DD}}$  output terminal. Biasing the  $V_{\text{DD}}$  output terminal with a voltage greater than  $V_{\text{SUP}}$  potential will force current through the body diode of the internal pass transistor to the  $V_{\text{SUP}}$  terminal. Therefore,  $V_{\text{SUP}}$  should be left open or forced to a value equal to or above  $V_{DD}$ .

The  $\overline{\text{RST}}$  terminal is periodically pulled LOW for  $t_{\overline{\text{RSTDUR}}}$  time (device in reset mode), before being pulled to  $V_{DD}$  for 350 ms typical (device in Normal Request mode). During the time reset is LOW, the  $\overline{\text{RST}}$  terminal sinks 5.0 mA maximum ( $I_{\text{PDW}}$ ).

![](_page_27_Figure_5.jpeg)

**Note** External supply and sources applied to V<sub>DD</sub>, RST, and WDOG test points on application circuit board.

#### **Figure 15. Simplified Schematic for Microcontroller Flash Programming**

### **CAN BUS MODULE DESCRIPTION**

#### **Introduction**

The 33742 features a high-speed CAN physical interface for bus communication between 60 kbps up to 1.0 Mbps. Figure 16 below is a simplified block diagram of the CAN interface of the 33742.

![](_page_28_Figure_5.jpeg)

 **Figure 16. Simplified Block Diagram of CAN Interface**

### **CAN Interface Supply**

The supply voltage for the CAN driver is the V2 terminal. The CAN interface has also a supply path from the battery line, through the  $V_{SUP}$  terminal. This path is used in CAN Sleep mode to allow wake-up detection.

During CAN communication (transmission and reception), the CAN interface current is sourced from the V2 terminal. During CAN low power mode, the current is sourced from the  $V_{\text{SUP}}$  terminal.

#### **Main Operation Modes Description**

The CAN interface of the 33742 has two main operation modes: TXRX and Sleep mode. The modes are controlled by the CAN SPI Register. In the TXRX mode, which is used for communication, four different slew rates are available for the user. In the Sleep mode, the user has the option of enabling or disabling the remote CAN wake-up capability.

#### **CAN Driver Operation in TXRX Mode**

When the CAN interface of the 33742 is in TXRX mode, the driver has two states: recessive or dominant. The driver state is controlled by the TXD terminal. The bus state is reported through the RXD terminal.

When TXD is HIGH, the driver is set in recessive state, and CANH and CANL lines are biased to the voltage set at V2 divided by 2, or approximately. 2.5 V.

When TXD is LOW, the bus is set into dominant state: CAN L and CANH drivers are active. CANL is pulled to ground, and CANH is pulled HIGH toward 5.0 V (voltage at V2).

The RXD terminal reports the bus state: CANH minus CANL voltage is compared versus an internal threshold (a few hundred millivolts). If CANH minus CANL is below the threshold, the bus is recessive and RXD is set HIGH. If CANH minus CANL is above the threshold, the bus is dominant and RXD is set LOW. This is illustrated in **Figure 16**, page 29.

![](_page_29_Figure_1.jpeg)

![](_page_29_Figure_2.jpeg)

## **TXD and RXD Terminals**

The TXD terminal has an internal pullup to V2. The state of TXD depends on the V2 status. RXD is a push-pull structure, supplied by V2. When V2 is set at 5.0 V and CAN is TXRX mode, RXD reports bus status. For details, refer to Table 2, page 20, Table 4, below, and Table 5, page 31.

#### **CAN TXRX Mode and Slew Rate Selection**

The slew rate selection is done via CAN register (refer to Tables 16 through 18 on page 40). Four slew rates are available, and controls the recessive to dominant and dominant to recessive transitions. The delay time from TXD terminal to CAN bus, from CAN bus to RXD and the TXD to RXD loop time is affected by the slew rate selection.

![](_page_29_Picture_270.jpeg)

![](_page_29_Picture_271.jpeg)

Notes

44. See also **Figure 28**, page 46.

![](_page_30_Picture_328.jpeg)

#### Table 5. CAN Interface/33742 Modes and Terminal Status-Operation without Ballast on V2 (Note 45)

Notes

45. See also **Figure 29**, page 47.

## **CAN Sleep Mode**

The 33742 offers two CAN Sleep modes:

- Sleep mode with CAN wake-up enable: detection of incoming CAN message and SBC wake-up.
- Sleep mode with CAN wake-up disable: no detection of incoming CAN message.

The CAN Sleep mode is done via the CAN SPI register.

In CAN Sleep mode (with wake-up enable or disable), the CAN interface is internally supplied from the  $V_{\text{SUP}}$  terminal. The voltage at V2 terminal can be either 5.0 V or turned off. When

the CAN is in Sleep mode, the current sourced from V2 is extremely low. In most cases the V2 voltage is off; however, the CAN can be placed into Sleep mode even with 5.0 V applied on V2.

In CAN Sleep mode, the CANH and CANL drivers are disabled, and the receiver is also disabled. CANH and CANL are high ohmic termination to ground.

#### **CAN Signals in TXRX and Sleep Modes**

When the CAN interface is set back into TXRX mode by an SPI command, CAN H and CANL are set in recessive level. This is illustrated in **Figure 18**.

![](_page_30_Figure_15.jpeg)

 **Figure 18. CAN Signals in TXRX and Sleep Modes**

#### **CAN in Sleep Mode with Wake-Up Enable**

When the CAN interface is in Sleep mode with wake up enable, the CAN bus traffic is detected. The CAN bus wake up is a pattern wake up.

#### **Pattern Wake-Up**

In order to wake up the CAN interface, the following criteria must be fulfilled:

- The CAN interface wake-up receiver must receive a series of three consecutive valid dominant pulses, each of them has to be longer than 500 ns and shorter than 500 µs.
- The distance between 2 pulses must be lower than 500 µs.
- $\cdot$  The three pulses must occur within a time frame of 1.0 ms.

The pattern wake-up of the 33742 CAN interface allow wake-up by any CAN message content.

Figure 19 below illustrates the CAN signals during a CAN bus Sleep state and wake-up sequence.

![](_page_31_Figure_10.jpeg)

 **Figure 19. CAN Bus Signal During Can Sleep State and Wake-Up Sequence**

Figure 20 illustrates how the wake-up signal is generated. First the CAN signal is detected by a low consumption receiver (WU receiver). Then the signal passes through a pulse width filter, which discards the undesired pulses. The pulse must have a width bigger than 0.5  $\mu$ s and smaller than 500  $\mu$ s to be accepted. When a pulse is discarded, the pulse counter is reset and no wake-up signal is generated. When a pulse is accepted, the pulse counter is incremented and, after three pulses, the internal wake-up signal is asserted.

Each one of the pulses must be spaced by no more than  $500 \mu s$ . If not, the counter will be reset and no wake-up signal will be generated. This is accomplished by the wake-up timeout generator. The wake-up cycle is completed (and the wake-up flag reset) when the CAN interface is brought to CAN Normal mode.

![](_page_32_Figure_3.jpeg)

 **Figure 20. Wake-Up Functional Block Diagram**

#### **CAN Wake-Up Report**

The CAN wake-up reports depend upon the 33742 low power mode.

If the 33742 is placed into Sleep mode ( $V_{DD}$  and V2 off), the CAN wake-up or any wake-up results in  $V_{DD}$  regulator turn on, leading to MCU supply turn on and reset release. If the 33742 is in Stop mode (V2 off and  $V_{DD}$  active), the CAN wake-up or any wake-up is signalled by a pulse on the INT output. In addition the CAN-WU bit is set in the CAN register.

If the 33742 is in Normal or Standby mode and the CAN interface is in Sleep mode with wake-up enable, the CAN wakeup is reported by the bit CANWU in the CAN register.

In the event the 33742 is in Normal mode and CAN Sleep mode with wake-up enable, it is recommended that the user check for the CAN WU bit prior to setting the 33742 in Sleep or Stop mode in case bus traffic has occurred while the CAN interface was in Sleep mode.

After CAN wake-up, a flag is set in the CAN register. Bit CAN-WU reports the CAN wake-up event while the 33742 was in Sleep or Stop mode. This bit is set until the CAN is in placed by SPI command into TXRX mode and the CAN register read.

### **CAN Bus Diagnostic**

The 33742 can diagnose CANH or CANL lines short to GND, short to  $V_{\text{SUP}}$ , and short to  $V_{\text{DD}}$ .

As illustrated in **Figure 21**, several single-ended comparators are implemented on the CANH and CANL bus

![](_page_33_Figure_3.jpeg)

lines. These comparators monitor the bus level in recessive and dominant states. The information is then managed by a logic circuit to properly determine the failure and report it. Table 6 indicates the state of the comparators in the event of bus failure and the state of the drivers; that is, whether they are recessive or dominant.

![](_page_33_Figure_5.jpeg)

#### **Figure 21. CAN Bus Simplified Structure**

![](_page_33_Picture_187.jpeg)

#### Table 6. Short to GND, Short to V<sub>SUP</sub>, and Short to 5.0 V Detection Truth Table

### **Detection Principle**

In the recessive state, if one of the two bus lines is shorted to GND,  $V_{DD}$ , or  $V_{SUP}$ , then voltage at the other line follows the shorted line due to bus termination resistance and the high impedance of the driver. For example, if CANL is shorted to GND, CANL voltage is zero, and CANH voltage, as measured by the Hg comparator, is also close to zero.

In the recessive state the failure detection to GND or  $V_{\text{SUP}}$  is possible. However, it is impossible to distinguish which bus line, CANL or CANH, is shorted to GND or  $V_{\text{SUP}}$ . In the dominant state, the complete diagnostic is possible once the driver is turned on.

#### **CAN Bus Failure Reporting**

CANL bus line failures (for example, CANL short to GND) is reported in the SPI register TIM1/2. CANH bus line (for example, CANH short to  $V_{\text{SUP}}$ ) is reported in the LPC register.

In addition CANF and CAN-UF bits in the CAN register indicate that a CAN bus failure has been detected.

#### **Non-Identified and Fully Identified Bus Failures**

As indicated in  $Table 6$ , page 34, when the bus is in a recessive state it is possible to detect an error condition; however, is it not possible to fully identify which error. This is called "non-identified" or "under-acquisition" bus failure. If there is no communication (i.e., bus idle), it is still possible to warn the MCU that the device has started to detect a bus failure.

In the CAN register, bits D2 and D1 (CAN-F and CAN-UF, respectively) are used to signal bus failure. Bit D2 reports a bus failure and bit D1 indicates if the failure is identified or not (bit D1 is set to 1 if the error is not identified).

When the detection mechanism is complete, the error will be fully detected and reported in the TIM1/2 and LPC registers and bit D1 will be reset to 0.

#### **Number of Samples for Proper Failure Detection**

The failure detector requires at least one cycle of recessive and dominant state to properly recognize the bus failure. The error will be fully detected after five cycles of recessivedominant states. As long as the failure detection circuitry has not detected the same error for five recessive-dominant cycles, the bit "non-identified failure" (CAN-UF) will be set.

#### **RXD Permanent Recessive Failure**

The purpose of this detection mechanism is to diagnose an external hardware failure at the RXD output terminal and to ensure that a permanent failure at the RXD terminal does not disturb network communication. In the event RXD is shorted to a permanent high level signal (i.e., 5.0 V), the CAN protocol module within the MCU cannot receive any incoming message. Additionally, the CAN protocol module cannot distinguish the bus idle state and could start communication at any time. To prevent this, an RXD failure detection, as illustrated in **Figure 22** and explained below, is necessary.

![](_page_34_Figure_15.jpeg)

**Note** RXD Flag is neither the RXPR bit in the LPC register nor the CAN-F bit in the INTR register.

#### **Figure 22. RXD Path and RXD Permanent Recessive Detection Principle**

#### **RXD Failure Detection**

The 33742 senses the RXD output voltage at each LOW-to-HIGH transition of the differential receiver. Excluding internal propagation delay, RXD output should be LOW when the differential receiver is LOW. In the event RXD is shorted to 5.0 V (e.g., to  $V_{DD}$ ), RXD will be tied to a high level and the RXD short to 5.0 V can be detected at the next LOW-to-HIGH transition of the differential receiver. Compete detection requires three samples.

When the error is detected, the flag is latched and the CAN driver is disabled. The error is reported through the SPI register LPC, bit RXPR.

#### **Recovery Condition**

The internal recovery is completed by the sampling of a correct low level at TXD, as illustrated in **Figure 23**, page 36.

As soon as the RXD permanent recessive is detected, the RXD driver is deactivated and a weak pulldown current source

is activated in order to allow recovery conditions. The driver stays disabled until the failure is cleared (RXD no longer permanent recessive) and the bus driver is activated by an SPI register command (write 1 to the CANCLR bit in the CAN register).

![](_page_35_Figure_2.jpeg)

**Note** RXD Flag is neither the RXPR bit in the LPC register nor the CAN-F bit in INTR register.

![](_page_35_Figure_4.jpeg)

![](_page_35_Figure_5.jpeg)

### **TXD Permanent Dominant Failure**

### **Principle**

In the event TXD is set to a permanent low level, the CAN bus is set into dominant level, and no communication is possible. The 33742 has a TXD permanent timeout detector. After timeout, the bus driver is disabled and the bus is released in a recessive state. The TXD permanent dominant failure is reported in the TIM1 register.

#### **Recovery**

The TXD permanent dominant is used and activated also in case of TXD short to RXD. The recovery condition for TXD permanent dominant (recovery means the reactivation of the CAN drivers) is done by an SPI command and is controlled by the MCU.

The driver stays disabled until the failure is cleared (TXD no longer permanent dominant) and the bus driver is activated by an SPI register command (write 1 to bit CANCLR in the CAN register).

## **TXD to RXD Short Circuit Failure**

#### **Principle**

In the event TXD is shorted to RXD when an incoming CAN message is received, RXD is set LOW. Consequently, the TXD terminal is LOW and drives CANH and CANL into the dominant state. The bus is stuck in dominant and no further communication is possible.

#### **Detection and Recovery**

The TXD permanent dominant timeout will be activated and release the CANL and CANH drivers. However, at the next incoming dominant bit, the bus will then be stuck again in dominant. In order to avoid this situation, the recovery of the failure (recovery means the reactivation of the CAN drivers) is done by an SPI command and controlled by the MCU.

#### **Internal Error Output Flags**

There are internal error flags to signal whenever thermal protection is activated or overcurrent detection occurs on the CANL or CANH terminals (bit THERM-CUR). The errors are reported in the CAN register.

### **DEVICE FAULT OPERATION**

Table 7 describes the relationship between device fault or warning and the operation of the  $V_{DD}$ , V2, CAN, and HS interface.

#### **Table 7. Fault/Warning**

![](_page_36_Picture_313.jpeg)

Notes

46. Refer to descriptions of CANH and CANL short to GND, V<sub>DD</sub>, and V<sub>SUP</sub> elsewhere in table.

47. Peak current 150 mA during TXD dominant only. Due to loss of communication, CAN controller reaches bus OFF state. Average current out of V2 is below 10 mA.

48. Overcurrent might be detected. Bit THERM-CUR set in CAN register.

### **SPI INTERFACE AND REGISTER DESCRIPTION**

### **Data Format Description**

Figure 24 illustrates a register, an 8-bit SPI. The first three bits are used to identify the internal 33742 register address. Bit 4 is a read/write bit. The last four bits are data sent from the MCU to the 33742 or read back from the 33742 to the MCU.

The state of the MISO has no significance during the write operation. However, during the read operation the final four bits of MISO have meaning; namely, they contain the content of the accessed register.

![](_page_37_Picture_363.jpeg)

**Note** Read operation: R/W bit = 0; Write operation: R/W = 1.

### **Figure 24. Data Format Description**

#### Table 8 lists the possible reset conditions.

#### **Table 8. Possible Reset Conditions**

![](_page_37_Picture_364.jpeg)

### **Register Descriptions**

The following tables in this section describe the SPI register list and register bit meaning. Register reset value is also described, along with the reset condition. Reset condition is the condition causing the bit to be set at the reset value.

![](_page_37_Picture_365.jpeg)

#### **Table 9. List of Registers**

T

F

### **Mode Control Register (MCR)**

Tables 10 through 12 describe various Mode Control Register information.

#### **Table 10. Mode Control Register**

![](_page_38_Picture_336.jpeg)

#### Notes

- 49. BATFAIL bit cannot be set by SPI. BATFAIL is set when V<sub>SUP</sub> falls below 3.0 V.
- 50. See Table 8, page 38, for definitions of reset conditions.

![](_page_38_Picture_337.jpeg)

### **Table 11. Mode Control Register Control Bits**

Notes

óóóóóóóóóóóóóóóóóó

- 51. Watchdog ON or OFF depends on RCR bit D3.
- 52. Before entering Sleep mode, bit BATFAIL in MCR must be previously cleared (MCR read operation), and bit NOSTOP in RCR must be previously set to 1.

#### **Table 12. Mode Control Register Status Bits**

![](_page_38_Picture_338.jpeg)

óóóóóóóóóóóóóóóóóó

### **Reset Control Register (RCR)**

Tables 13 and 14 contain various Reset Control Register information.

### **Table 13. Reset Control Register**

![](_page_39_Picture_359.jpeg)

Notes

53. See Table 8, page 38, for definitions of reset conditions.

#### **CAN Register (CAN)**

Tables 15 through 18 contain various CAN register information. Table 15 describes control of the high-speed CAN module, mode, slew rate, and wake-up.

![](_page_39_Picture_360.jpeg)

![](_page_39_Picture_361.jpeg)

Notes

54. See Table 8, page 38, for definitions of reset conditions.

![](_page_39_Picture_362.jpeg)

#### **Table 14. Reset Control Register Control Bits**

#### **Table 16. CANCLR Control Bits**

![](_page_39_Picture_363.jpeg)

#### **High-Speed CAN Transceiver Modes**

The MODE bit (D0) controls the state of the CAN interface, TXRX or Sleep mode (Table 17). SC0 bit (D1) defines the slew rate when the CAN module is in TXRX, and it controls the wakeup option (wake-up enable or disable) when the CAN module is in Sleep mode.

![](_page_39_Picture_364.jpeg)

![](_page_39_Picture_365.jpeg)

F

#### **Table 18. CAN Register Status Bits**

![](_page_40_Picture_296.jpeg)

Notes

55. Error bits are latched in the CAN register.

#### **Input/Output Register (IOR)**

Tables 19 through 21 contain various Input/Output Register information. Table 20 provides information about HS control in Normal and Standby modes, while **Table 21** provides status bit information.

**Table 19. Input/Output Register**

![](_page_40_Picture_297.jpeg)

#### Notes

56. See Table 8, page 38, for definitions of reset conditions.

### **Table 20. HSON Control Bits**

![](_page_40_Picture_298.jpeg)

Notes

óóóóóóóóóóóóóóóóóó

óóóóóóóóóóóóóóóóóó

57. When HS is turned OFF due to an overtemperature condition, it can be turned ON again by setting the appropriate control bit to 1. Error bits are latched in the IOR register.

#### **Table 21. Input/Output Register Status Bits**

![](_page_40_Picture_299.jpeg)

#### **Wake-Up Register (WUR)**

Tables 22 through 24 contain various Wake-Up Register information. Local wake-up inputs L0:L3 can be used in both Normal and Standby modes as port expander, as well as for waking up the 33742 from Sleep or Stop modes (Table 22).

![](_page_41_Picture_313.jpeg)

![](_page_41_Picture_314.jpeg)

#### Notes

58. See Table 8, page 38, for definitions of reset conditions.

Wake-up inputs can be configured by pair. L0 and L1 can be configured together, and L2 and L3 can be configured together (Table 23).

![](_page_41_Picture_315.jpeg)

 $x = Don't care.$ 

### **Table 24. Wake-Up Register Status Bits** (Note 59)

![](_page_41_Picture_316.jpeg)

Notes

óóóóóóóóóóóóóóóóóó

59. WUR status bits have two functions. After 33742 wake-up, they indicate the wake up source; for example, L2WU set at 1 if wake-up source is L2 input. After 33742 wake-up and once the WUR register has been read, status bits indicate the realtime state of the Lx inputs  $(1 = Lx)$  is above threshold,  $0 = Lx$ input is below threshold). If after a wake-up from Lx input a watchdog timeout occurs before the first reading of the WUR register, the LxWU bits are reset. This can occur only if the 33742 was in Stop Mode.

F

#### **Table 23. Wake-Up Register Control Bits**

#### **Timing Register (TIM1/2)**

Tables 25 through 29 contain various Timing Register information. The TIM register is composed of two subregisters:

- 1. TIM1-Controls the watchdog timing selection as well as either the watchdog window or the watchdog timeout option (Figure 25 and Figure 26, respectively). TIM1 is selected when bit D3 is 0 (Table 25). Watchdog timing characteristics are described in Table 26.
- 2. TIM2-Selects an appropriate timing for sensing the wake-up circuitry or cyclically supplying devices by switching the HS on or off. TIM2 is selected when bit D3 is 1 (Table 27). Figure 27, page 44, describes HS operation when cyclic sense is selected**.** Cyclic sense timing characteristics are described in **Table 29**, page 44.

Both subregisters also report the CANL and TXD diagnostic.

![](_page_42_Picture_460.jpeg)

### **Table 25. TIM1 Timing and CANL Failure Diagnostic Register**

**Notes** 

60. See Table 8, page 38, for definitions of reset conditions.

### **Table 26. TIM1 Control Bits**

![](_page_42_Picture_461.jpeg)

![](_page_42_Figure_12.jpeg)

### **Figure 25. Window Watchdog**

#### Window Open for Watchdog Clear

![](_page_42_Figure_15.jpeg)

#### **Figure 26. Timeout Watchdog**

#### **Table 27. Timing Register Status Bits**

![](_page_42_Picture_462.jpeg)

#### **Table 28. TIM2 Timing and CANL Failure Diagnostic Register**

![](_page_42_Picture_463.jpeg)

Notes

61. See Table 8, page 38, for definitions of reset conditions.

óóóóóóóóóóóóóóóóóó

![](_page_43_Figure_1.jpeg)

### **Figure 27. HS Operation When Cyclic Sense Is Selected**

#### **Low Power Control Register (LPC)**

Tables 30 through 34 contain various Low Power Control Register information. The LPC register controls:

- The state of HS in Stop and Sleep modes (HS permanently OFF or HS cyclic).
- Enable or disable of the forced wake-up function (33742) automatic wake-up after time spent in Sleep or Stop modes; time is defined by the TIM2 subregister).
- Enable or disable the sense of the wake-up inputs (Lx) at the sampling point of the Cyclic Sense period (LX2HS bit). (Refer to Reset Control Register (RCR) on page 40 for details of the LPC register setup required for proper cyclic sense or direct wake-up operation.

The LPC register also reports the CANH and RXD diagnostic.

![](_page_43_Picture_391.jpeg)

#### **Table 30. Low Power Control Register**

#### Notes

62. See Table 8, page 38, for definitions of reset conditions.

![](_page_43_Picture_392.jpeg)

**Table 29. TIM2 Control Bits**

0 0 0 4.6 Cyclic Sense/FWU Timing 1

**Timing (ms) Parameter**

**CSP2 CSP1 CSP0 Cyclic Sense** 

#### **Table 31. LX2HS Control Bits**

![](_page_43_Picture_393.jpeg)

#### **Table 32. HSAUTO Control Bits**

![](_page_43_Picture_394.jpeg)

#### **Table 33. CAN-INT Control Bits**

![](_page_43_Picture_395.jpeg)

Notes

63. If CAN-INT is at 0, any undetermined CAN failure will be latched in the CAN register (bit D1: CAN-UF) and can be accessed by SPI (refer to CAN Register (CAN) on page 40). After reading the CAN register or setting CAN-INT to 1, it will be cleared automatically. The existence of CAN-UF always has priority over clearing, meaning that a further undetermined CAN failure does not allow clearing the CAN-UF bit.

óóóóóóóóóóóóóóóóóó

![](_page_44_Picture_347.jpeg)

#### **Table 34. LPC Status Bits**

#### **Interrupt Register (INTR)**

Tables 35 through 37 contain various Interrupt Register information. The INTR register allows masking or enabling the interrupt source. A read operation identifies the interrupt source. Table 37 provides status bit information. The status bits of the INTR register content are copies of the IOR, CAN, TIM, and LPC registers status content. To clear the Interrupt Register bits, the IOR, CAN, TIM, and/or LPC registers must be cleared (read register) and the recovery condition must occur. Errors bits are latched in the CAN register and the IOR register.

**Table 35. Interrupt Register**

![](_page_44_Picture_348.jpeg)

Notes

- 64. If only HSOT- V2LOW interrupt is selected (only bit D2 set in INTR register), reading INTR register bit D2 leads to two possibilities:
	- 1. Bit D2 = 1: Interrupt source is HSOT.
	- 2. Bit D2 = 0: Interrupt source is V2LOW.
	- HSOT and V2LOW bits status are available in the IOR register.
- 65. See Table 8, page 38, for definitions of reset conditions.

#### **Table 36. Interrupt Register Control Bits**

![](_page_44_Picture_349.jpeg)

When the mask bit is set, the  $\overline{\text{INT}}$  terminal goes low if the appropriate condition occurs. Upon a wake-up condition from Stop mode due to overcurrent detection  $(I_{\text{DDS-WU1}}$  or  $I_{\text{DDS-WU2}}$ ), an INT pulse is generated; however, INTR register content remains at 0000 (not bit set into the INTR register).

#### **Table 37. Interrupt Register Status Bits**

![](_page_44_Picture_350.jpeg)

### **PACKAGE AND THERMAL CONSIDERATIONS**

The 33742 is a standard surface mount SOIC 28 package. In order to improve the thermal performances of the SOIC 28 package, eight terminals are internally connected to the lead frame and are used for heat transfer to the printed circuit board.

### **APPLICATIONS**

Figure 28 shows a typical 33742 application.

![](_page_45_Figure_5.jpeg)

#### **Legend**

D1: Example: 1N4002 type Q1: MJD32C R1, R2, R3, R4: 10 kΩ Rp, Rd: Example: 1.0 kΩ depending on switch type. R5: 2.2 kΩ C1: 10 µF

C2: 100 nF C3: 47 µF C4: 100 nF C5: 47  $\mu$ F tantalum or 100  $\mu$ F chemical C6, C7, C8, C9, C10: 100 nF (1) Clamp circuit to ensure max ratings for HS (HS from -0.3 V to  $V_{\text{SUP}}$  + 0.3) are respected.

![](_page_45_Figure_9.jpeg)

![](_page_46_Figure_1.jpeg)

### **Figure 29. 33742 Application Without External Ballast Transistor on V2 Regulator**

![](_page_46_Figure_3.jpeg)

![](_page_46_Figure_4.jpeg)

![](_page_46_Figure_5.jpeg)

![](_page_46_Figure_6.jpeg)

![](_page_46_Figure_7.jpeg)

![](_page_46_Figure_8.jpeg)

F

**PACKAGE DIMENSIONS**

![](_page_47_Figure_2.jpeg)

**NOTES**

**NOTES**

**NOTES**

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2004

#### **HOW TO REACH US:**

P.O. Box 5405, Denver, Colorado 80217 81-3-3440-3569 1-800-521-6274 or 480-768-2130

**USA/EUROPE/LOCATIONS NOT LISTED: JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center Motorola Literature Distribution 3-20-1 Minami-Azabu. Minato-ku, Tokyo 106-8573, Japan

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

**HOME PAGE:** http://motorola.com/semiconductors

![](_page_51_Picture_12.jpeg)