

DESCRIPTION

The 3822 group is the 8-bit microcomputer based on the 740 family core technology.

The 3822 group has the LCD drive control circuit an 8-channel A-D converter, and a Serial I/O as additional functions.

The various microcomputers in the 3822 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3822 group, refer to the section on group expansion.

FEATURES

- Basic machine-language instructions 71
- The minimum instruction execution time 0.5 μs
(at 8MHz oscillation frequency)
- Memory size
 - ROM 4 K to 32 K bytes
 - RAM 192 to 1024 bytes
- Programmable input/output ports 49
- Software pull-up/pull-down resistors (Ports P0-P7 except Port P4o)
- Interrupts 17 sources, 16 vectors
(includes key input interrupt)
- Timers 8-bit X 3, 16-bit X 2
- Serial I/O1 8-bit X 1 (UART or Clock-synchronized)
- Serial I/O2 8-bit X 8 channels

• LCD drive control circuit

- Bias 1/2, 1/3
- Duty 1/2, 1/3, 1/4
- Common output 4
- Segment output 32

• 2 Clock generating circuit

- Clock (XIN-XOUT) Internal feedback resistor
- Sub-clock (XCIN-XCOUT) Without internal feedback resistor
(connect to external ceramic resonator or quartz-crystal oscillator)

• Power source voltage

- In high-speed mode 4.0 to 5.5 V
(at 8MHz oscillation frequency and high-speed selected)
- In middle-speed mode 2.5 to 5.5 V
(at 8MHz oscillation frequency and middle-speed selected)
- In low-speed mode 2.5 to 5.5 V
(Extended operating temperature version: 3.0 V to 5.5 V)

• Power dissipation


- In high-speed mode 32 mW
(at 8 MHz oscillation frequency)
- In low-speed mode 45 μW
(at 32 kHz oscillation frequency, at 3 V power source voltage)

• Operating temperature range - 20 to 85°C
(Extended operating temperature version: -40 to 85°C)

APPLICATIONS


Camera, household appliances, consumer electronics, etc.

PIN CONFIGURATION (TOP VIEW)




Package type : 80P6N-A
80-pin plastic-molded QFP

PIN CONFIGURATION (TOP VIEW)



**Package type : 80P6S-A/80P6D-A
 80-pin plastic-molded QFP**

FUNCTIONAL BLOCK DIAGRAM (Package : 80P6S-A)



PIN DESCRIPTION

Pin	Name	Function	
			Function except a port function
VCC, VSS	Power source	<ul style="list-style-type: none"> Apply voltage of 2.5 V to 5.5 V to VCC, and 0 V to VSS. 	
VREF	Analog reference voltage	<ul style="list-style-type: none"> Reference voltage input pin for A-D converter. 	
AVSS	Analog power source	<ul style="list-style-type: none"> GND input pin for A-D converter. Connect to VSS. 	
$\overline{\text{RESET}}$	Reset input	<ul style="list-style-type: none"> Reset input pin for active "L" 	
XIN	Clock input	<ul style="list-style-type: none"> Input and output pins for the main clock generating circuit. Feedback resistor is built in between XIN pin and XOUT pin. Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open. This clock is used as the oscillating source of system clock. 	
XOUT	Clock output		
VL1 – VL3	LCD power source	<ul style="list-style-type: none"> Input $0 \leq VL1 \leq VL2 \leq VL3 \leq VCC$ voltage Input 0 – VL3 voltage to LCD 	
COM0 – COM3	Common output	<ul style="list-style-type: none"> LCD common output pins COM2 and COM3 are not used at 1/2 duty ratio. COM3 is not used at 1/3 duty ratio. 	
SEG0 – SEG11	Segment output	<ul style="list-style-type: none"> LCD segment output pins 	
P00/SEG16 – P07/SEG23	I/O port P0	<ul style="list-style-type: none"> 8-bit I/O port CMOS compatible input level CMOS 3-state output structure I/O direction register allows each port to be individually programmed as either input or output. Pull-down control is enabled. 	<ul style="list-style-type: none"> LCD segment pins
P10/SEG24 – P17/SEG31	I/O port P1		
P20 – P27	I/O port P2	<ul style="list-style-type: none"> 8-bit I/O port CMOS compatible input level CMOS 3-state output structure I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled. 	<ul style="list-style-type: none"> Key input (key-on wake up) interrupt input pins
P30/SEG12 – P37/SEG15	Input port P3	<ul style="list-style-type: none"> 4-bit Input port CMOS compatible input level Pull-down control is enabled. 	<ul style="list-style-type: none"> LCD segment pins
P40	Input port P4	<ul style="list-style-type: none"> 1-bit input pin CMOS compatible input level 	
P41/ ϕ	I/O port P4	<ul style="list-style-type: none"> 7-bit I/O port CMOS compatible input level CMOS 3-state output structure I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled. 	<ul style="list-style-type: none"> ϕ clock output pin
P42/INT0, P43/INT1			<ul style="list-style-type: none"> Interrupt input pins
P44/RxD, P45/TxD, P46/SCLK, P47/SRDY			<ul style="list-style-type: none"> Serial I/O1 function pins

PIN DESCRIPTION

Pin	Name	Function	Function except a port function
P50/INT2, P51/INT3	I/O port P5	<ul style="list-style-type: none"> • 8-bit I/O port • CMOS compatible input level • CMOS 3-state output structure • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled. 	• Interrupt input pins
P52/RTP0, P53/RTP1			• Real time port function pins
P54/CNTR0, P55/CNTR1			• Timer function pins
P56/TOUT			• Timer output pin
P57/ADT			• A-D trigger input pin
P60/AN0- P67/AN7	I/O port P6	<ul style="list-style-type: none"> • 8-bit I/O port • CMOS compatible input level • CMOS 3-state output structure • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled. 	• A-D conversion input pins
P70/XCOUT, P71/XCIN	I/O port P7	<ul style="list-style-type: none"> • 2-bit I/O port • CMOS compatible input level • CMOS 3-state output structure • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled. 	• Sub-clock generating circuit I/O pins (Connect a resonator. External clock cannot be used.)

PART NUMBERING

Product M3822 3 M 4 - XXX FP

Package type
FP : 80P6N-A package
GP : 80P6S-A package
HP : 80P6D-A package
FS : 80D0 package

ROM number
Omitted in some types.

Normally, using hyphen
When electrical characteristic, or division of quality
identification code using alphanumeric character
- : Standard
D : Extended operating temperature version

ROM/PROM size
1 : 4096 bytes
2 : 8192 bytes
3 : 12288 bytes
4 : 16384 bytes
5 : 20480 bytes
6 : 24576 bytes
7 : 28672 bytes
8 : 32768 bytes

The first 128 bytes and the last 2 bytes of ROM
are reserved areas ; they cannot be used.

Memory type
M : Mask ROM version
E : EPROM or One Time PROM version

RAM size
0 : 192 bytes
1 : 256 bytes
2 : 384 bytes
3 : 512 bytes
4 : 640 bytes
5 : 768 bytes
6 : 896 bytes
7 : 1024 bytes


GROUP EXPANSION

Mitsubishi plans to expand the 3822 group as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions
- (2) ROM/PROM size 8 K to 16 K bytes
RAM size 384 to 512 bytes

(3) Packages

- 80P6N-A 0.8 mm-pitch plastic molded QFP
- 80P6S-A 0.65 mm-pitch plastic molded QFP
- 80P6D-A 0.5 mm-pitch plastic molded QFP
- 80D0 0.8 mm-pitch ceramic LCC (EPROM version)



Currently supported products are listed below.

As of May 1996


Product	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks	
M38223M4-XXXFP	16384 (16254)	512	80P6N-A	Mask ROM version	
M38223E4-XXXFP				One Time PROM version	
M38223E4FP				One Time PROM version (blank)	
M38223M4-XXXGP			80P6S-A	Mask ROM version	
M38223E4-XXXGP				One Time PROM version	
M38223E4GP				One Time PROM version (blank)	
M38223M4-XXXHP				80P6D-A	Mask ROM version
M38223E4-XXXHP					One Time PROM version
M38223E4HP					One Time PROM version (blank)
M38223E4FS				80D0	EPROM version
M38222M2-XXXFP	80P6N-A	Mask ROM version			
M38222M2-XXXGP			80P6S-A		
M38222M2-XXXHP					80P6D-A

**GROUP EXPANSION
(EXTENDED OPERATING TEMPERATURE VERSION)**

Mitsubishi plans to expand the 3822 group (extended operating temperature version) as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions

- (2) ROM size 16 K bytes
RAM size 512 bytes
- (3) Packages
80P6N-A 0.8 mm-pitch plastic molded QFP



Products under development: the development schedule and specification may be revised without notice.

Currently supported products are listed below.

As of May 1996

Product	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38223M4DXXXFP	16384(16254)	512	80P6N-A	Mask ROM version
M38222M2DXXXGP	8192(8062)	384	80P6S-A	Mask ROM version

FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)

The 3822 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

- The FST and SLW instruction cannot be used.
- The STP, WIT, MUL, and DIV instruction can be used.

CPU Mode Register

The CPU mode register is allocated at address 003B₁₆.

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.




Fig. 1 Structure of CPU mode register

MEMORY

Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 0000₁₆ to 00FF₁₆ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF00₁₆ to FFFF₁₆ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 2 Memory map diagram

0000 ₁₆	Port P0 (P0)	0020 ₁₆	Timer X (low) (TXL)
0001 ₁₆	Port P0 direction register (P0D)	0021 ₁₆	Timer X (high) (TXH)
0002 ₁₆	Port P1 (P1)	0022 ₁₆	Timer Y (low) (TYL)
0003 ₁₆	Port P1 direction register (P1D)	0023 ₁₆	Timer Y (high) (TYH)
0004 ₁₆	Port P2 (P2)	0024 ₁₆	Timer 1 (T1)
0005 ₁₆	Port P2 direction register (P2D)	0025 ₁₆	Timer 2 (T2)
0006 ₁₆	Port P3 (P3)	0026 ₁₆	Timer 3 (T3)
0007 ₁₆		0027 ₁₆	Timer X mode register (TXM)
0008 ₁₆	Port P4 (P4)	0028 ₁₆	Timer Y mode register (TYM)
0009 ₁₆	Port P4 direction register (P4D)	0029 ₁₆	Timer 123 mode register (T123M)
000A ₁₆	Port P5 (P5)	002A ₁₆	φ output control register (CKOUT)
000B ₁₆	Port P5 direction register (P5D)	002B ₁₆	
000C ₁₆	Port P6 (P6)	002C ₁₆	
000D ₁₆	Port P6 direction register (P6D)	002D ₁₆	
000E ₁₆	Port P7 (P7)	002E ₁₆	
000F ₁₆	Port P7 direction register (P7D)	002F ₁₆	
0010 ₁₆		0030 ₁₆	
0011 ₁₆		0031 ₁₆	
0012 ₁₆		0032 ₁₆	
0013 ₁₆		0033 ₁₆	
0014 ₁₆		0034 ₁₆	A-D control register (ADCON)
0015 ₁₆		0035 ₁₆	A-D conversion register (AD)
0016 ₁₆	PULL register A (PULLA)	0036 ₁₆	
0017 ₁₆	PULL register B (PULLB)	0037 ₁₆	
0018 ₁₆	Transmit/Receive buffer register (TB/RB)	0038 ₁₆	Segment output enable register (SEG)
0019 ₁₆	Serial I/O1 status register (SIO1STS)	0039 ₁₆	LCD mode register (LM)
001A ₁₆	Serial I/O1 control register (SIO1CON)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART control register (UARTCON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baud rate generator (BRG)	003C ₁₆	Interrupt request register 1(IREQ1)
001D ₁₆		003D ₁₆	Interrupt request register 2(IREQ2)
001E ₁₆		003E ₁₆	Interrupt control register 1(ICON1)
001F ₁₆		003F ₁₆	Interrupt control register 2(ICON2)

Fig.3 Memory map of special function register (SFR)

I/O PORTS

Direction Registers (ports P2, P41–P47, and P5–P7)

The 3822 group has 49 programmable I/O pins arranged in seven I/O ports (ports P0–P2 and P41–P47 and P5–P7). The I/O ports P2, P41–P47, and P5–P7 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When “0” is written to the bit corresponding to a pin, that pin becomes an input pin. When “1” is written to that bit, that pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Direction Registers (ports P0 and P1)

Ports P0 and P1 have direction registers which determine the input /output direction of each individual port.

Each port in a direction register corresponds to one port, each port can be set to be input or output.

When “0” is written to the bit 0 of a direction register, that port becomes an input port. When “1” is written to that port, that port becomes an output port.

Bits 1 to 7 of ports P0 and P1 direction registers are not used.

Ports P3 and P40

These ports are only for input.

Pull-up/Pull-down Control

By setting the PULL register A (address 0016₁₆) or the PULL register B (address 0017₁₆), ports except for port P40 can control either pull-down or pull-up (pins that are shared with the segment output pins for LCD are pull-down; all other pins are pull-up) with a program.

However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.




Fig. 4 Structure of PULL register A and PULL register B

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P00/SEG16– P07/SEG23	Port P0	Input/output, individual ports	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable register	(1)
P10/SEG24– P17/SEG31	Port P1	Input/output, individual ports	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable register	
P20 – P27	Port P2	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Key input(Key-on wake up) interrupt input	PULL register A Interrupt control register 2	(2)
P34/SEG12– P37/SEG15	Port P3	Input	CMOS compatible input level	LCD segment output	PULL register A Segment output enable register	(3)
P40	Port P4	Input/output, individual bits	CMOS compatible input level CMOS 3-state output			(4)
P41/ φ				φ clock output	PULL register B φ output control register	(5)
P42/INT0, P43/INT1				External interrupt input	PULL register B Interrupt edge selection register	(2)
P44/RxD				Serial I/O function I/O	PULL register B Serial I/O control register Serial I/O status register UART control register	(6)
P45/TxD						(7)
P46/SCLK1						(8)
P47/SDY						(9)
P50/INT2, P51/INT3				Port P5	Input/output, individual bits	CMOS compatible input level CMOS 3-state output
P52/RTP0, P53/RTP1	Timer I/O	PULL register B Timer X mode register	(11)			
P54/CNTR0	Timer I/O	PULL register B Timer X mode register	(12)			
P55/CNTR1	Timer output	PULL register B Timer Y mode register	(13)			
P56/TOUT	A-D trigger input	PULL register B Timer 123 mode register	(12)			
P57/ADT	A-D conversion input	PULL register B A-D control register	(14)			
P60/AN0– P67/AN7	Port P6	output	LCD common output LCD segment output	Sub-clock generating circuit I/O	PULL register A CPU mode register	(15) (16)
P70/XCOUT	Port P7			LCD common output	LCD mode register	(17)
P71/XCIN				LCD segment output	Segment output enable register	(18)
COM0-COM3	Common					
SEG0-SEG11	Segment					

Note : Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.
When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.




Fig. 5 Port block diagram (1)




Fig. 6 Port block diagram (2)




Fig. 7 Port block diagram (3)

INTERRUPTS

Interrupts occur by seventeen sources: eight external, eight internal, and one software.

Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt.

Interrupt Operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

Notes on Use

When the active edge of an external interrupt (INT₀–INT₃, CNTR₀, or CNTR₁) is changed, the corresponding interrupt request bit may also be set. Therefore, please take following sequence;

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

Table 1. Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset (Note 2)	1	FFFD ₁₆	FFFC ₁₆	At reset	Non-maskable
INT ₀	2	FFFB ₁₆	FFFA ₁₆	At detection of either rising or falling edge of INT ₀ input	External interrupt (active edge selectable)
INT ₁	3	FFF9 ₁₆	FFF8 ₁₆	At detection of either rising or falling edge of INT ₁ input	External interrupt (active edge selectable)
Serial I/O reception	4	FFF7 ₁₆	FFF6 ₁₆	At completion of serial I/O data reception	Valid when serial I/O1 is selected
Serial I/O transmission	5	FFF5 ₁₆	FFF4 ₁₆	At completion of serial I/O transmit shift or when transmission buffer is empty	Valid when serial I/O1 is selected
Timer X	6	FFF3 ₁₆	FFF2 ₁₆	At timer X underflow	
Timer Y	7	FFF1 ₁₆	FFF0 ₁₆	At timer Y underflow	
Timer 2	8	FFEF ₁₆	FFEE ₁₆	At timer 2 underflow	
Timer 3	9	FFED ₁₆	FFEC ₁₆	At timer 3 underflow	
CNTR ₀	10	FFEB ₁₆	FFEA ₁₆	At detection of either rising or falling edge of CNTR ₀ input	External interrupt (active edge selectable)
CNTR ₁	11	FFE9 ₁₆	FFE8 ₁₆	At detection of either rising or falling edge of CNTR ₁ input	External interrupt (active edge selectable)
Timer 1	12	FFE7 ₁₆	FFE6 ₁₆	At timer 1 underflow	
INT ₂	13	FFE5 ₁₆	FFE4 ₁₆	At detection of either rising or falling edge of INT ₂ input	External interrupt (active edge selectable)
INT ₃	14	FFE3 ₁₆	FFE2 ₁₆	At detection of either rising or falling edge of INT ₃ input	External interrupt (active edge selectable)
Key input (Key-on wake up)	15	FFE1 ₁₆	FFE0 ₁₆	At falling of conjunction of input level for port P2 (at input mode)	External interrupt (valid when an "L" level is applied)
ADT	16	FFDF ₁₆	FFDE ₁₆	At falling of ADT input	Valid when ADT interrupt is selected External interrupt (valid at falling)
A-D conversion				At completion of A-D conversion	Valid when A-D interrupt is selected
BRK instruction	17	FFDD ₁₆	FFDC ₁₆	At BRK instruction execution	Non-maskable software interrupt

Notes 1 : Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.




Fig. 8 Interrupt control




Fig. 9 Structure of interrupt-related registers

Key Input Interrupt (Key-on Wake Up)

A Key input interrupt request is generated by applying "L" level to any pin of port P2 that have been set to input mode. In other words, it is generated when AND of input level goes from "1" to "0".

An example of using a key input interrupt is shown in Figure 10, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P23.




Fig. 10 Connection example when using key input interrupt and port P2 block diagram

TIMERS

The 3822 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 11 Timer block diagram

Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

Timer mode

The timer counts $f(X_{IN})/16$ (or $f(X_{CIN})/16$ in low-speed mode).

Pulse output mode

Each time the timer underflows, a signal output from the CNTR₀ pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to output mode.

Event counter mode

The timer counts signals input through the CNTR₀ pin. Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to input mode.

Pulse width measurement mode

The count source is $f(X_{IN})/16$ (or $f(X_{CIN})/16$ in low-speed mode). If CNTR₀ active edge switch bit is "0", the timer counts while the input signal of CNTR₀ pin is at "H". If it is "1", the timer counts while the input signal of CNTR₀ pin is at "L". When using a timer in this mode, set the corresponding port P54 direction register to input mode.

Timer X Write Control

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

Note on CNTR₀ Interrupt Active Edge Selection

CNTR₀ interrupt active edge depends on the CNTR₀ active edge switch bit.

Real Time Port Control

While the real time port function is valid, data for the real time port are output from ports P52 and P53 each time the timer X underflows. (However, after rewriting a data for real time port, if the real time port control bit is changed from "0" to "1", data are output without the timer X.) If the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X.

Before using this function, set the corresponding port direction registers to output mode.




Fig. 12 Structure of timer X mode register

Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

Timer mode

The timer counts $f(X_{IN})/16$ (or $f(X_{CIN})/16$ in low-speed mode).

Period measurement mode

CNTR₁ interrupt request is generated at rising/falling edge of CNTR₁ pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down/Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of CNTR₁ pin input signal is retained until the timer Y is read once after the reload.

The rising/falling timing of CNTR₁ pin input signal is found by CNTR₁ interrupt. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

Event counter mode

The timer counts signals input through the CNTR₁ pin. Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

Pulse width HL continuously measurement mode

CNTR₁ interrupt request is generated at both rising and falling edges of CNTR₁ pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

Note on CNTR₁ Interrupt Active Edge Selection

CNTR₁ interrupt active edge depends on the CNTR₁ active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR₁ interrupt request is generated at both rising and falling edges of CNTR₁ pin input signal regardless of the setting of CNTR₁ active edge switch bit.




Fig. 13 Structure of timer Y mode register

Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

Timer 2 Write Control

If the timer 2 write control bit is "0", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

If the timer 2 write control bit is "1", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

Timer 2 Output Control

When the timer 2 (TOUT) is output enabled, an inversion signal from pin TOUT is output each time timer 2 underflows. In this case, set the port P56 shared with the port TOUT to the output mode.

Note on Timer 1 to Timer 3

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 14 Structure of timer 123 mode register

SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode can be selected by setting the mode selection bit of the serial I/O control register to "1". For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB (address 0018₁₆).




Fig. 15 Block diagram of clock synchronous serial I/O




Fig. 16 Operation of clock synchronous serial I/O function

Asynchronous Serial I/O1 (UART) Mode

Clock asynchronous serial I/O1 mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 17 Block diagram of UART serial I/O




Fig. 18 Operation of UART serial I/O function

Serial I/O Control Register (SIO1CON) 001A16

The serial I/O control register contains eight control bits for the serial I/O function.

UART Control Register (UARTCON) 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P45/TxD pin.

Serial I/O Status Register (SIO1STS) 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

Transmit Buffer/Receive Buffer Register (TB/RB) 001816

The transmit buffer register and the receive buffer are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

Baud Rate Generator (BRG) 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by $1/(n + 1)$, where n is the value written to the baud rate generator.




Fig. 19 Structure of serial I/O control registers

A-D CONVERTER

The functional blocks of the A-D converter are described below.

A-D Conversion Register (AD) 003516

The A-D conversion register is a read-only register that contains the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

A-D Control Register (ADCON) 003416

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed.

Writing "0" to this bit starts the A-D conversion. Bit 4 controls the transistor which breaks the through current of the resistor ladder. When bit 5, which is the AD external trigger valid bit, is set to "1", this bit enables A-D conversion even by a falling edge of an ADT input. Set ports which share with ADT pins to input when using an A-D external trigger.

Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVSS and VREF by 256, and outputs the divided voltages.

Channel Selector

The channel selector selects one of the input ports P67/AN7 to P60/AN0.

Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set f(XIN) to at least 500 kHz during A-D conversion.




Fig. 20 Structure of A-D control register




Fig. 21 A-D converter block diagram

LCD DRIVE CONTROL CIRCUIT

The 3822 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output enable register
- LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 32 segment output pins and 4 common output pins can be used.

Up to 128 pixels can be controlled for LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register,

the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 2. Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixel
2	64 dots or 8 segment LCD 8 digits
3	96 dots or 8 segment LCD 12 digits
4	128 dots or 8 segment LCD 16 digits




Fig. 22 Structure of segment output enable register and LCD mode register




Fig. 23 Block diagram of LCD controller/driver

Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1–VL3), apply the voltage shown in Table 3 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Common Pin and Duty Ratio Control

The common pins (COM0–COM3) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

Table 3. Bias control and applied voltage to VL1–VL3

Bias value	Voltage value
1/3 bias	VL3=VLCD VL2=2/3 VLCD VL1=1/3 VLCD
1/2 bias	VL3=VLCD VL2=VL1=1/2 VLCD

Note 1 : VLCD is the maximum value of supplied voltage for the LCD panel.

Table 4. Duty ratio control and common pins used

Duty ratio	Duty ratio selection bit		Common pins used
	Bit 1	Bit 0	
2	0	1	COM0, COM1 (Note 1)
3	1	0	COM0–COM2 (Note 2)
4	1	1	COM0–COM3

Notes 1 : COM2 and COM3 are open

2 : COM3 is open




Fig. 24 Example of circuit at each bias

LCD Display RAM

Address 0040₁₆ to 004F₁₆ is the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$f(\text{LCDCK}) = \frac{\text{(frequency of count source for LCDCK)}}{\text{(divider division ratio for LCD)}}$$

$$\text{Frame frequency} = \frac{f(\text{LCDCK})}{\text{duty ratio}}$$

Address \ Bit	Bit							
	7	6	5	4	3	2	1	0
	COM ₃	COM ₂	COM ₁	COM ₀	COM ₃	COM ₂	COM ₁	COM ₀
0040 ₁₆	SEG ₁				SEG ₀			
0041 ₁₆	SEG ₃				SEG ₂			
0042 ₁₆	SEG ₅				SEG ₄			
0043 ₁₆	SEG ₇				SEG ₆			
0044 ₁₆	SEG ₉				SEG ₈			
0045 ₁₆	SEG ₁₁				SEG ₁₀			
0046 ₁₆	SEG ₁₃				SEG ₁₂			
0047 ₁₆	SEG ₁₅				SEG ₁₄			
0048 ₁₆	SEG ₁₇				SEG ₁₆			
0049 ₁₆	SEG ₁₉				SEG ₁₈			
004A ₁₆	SEG ₂₁				SEG ₂₀			
004B ₁₆	SEG ₂₃				SEG ₂₂			
004C ₁₆	SEG ₂₅				SEG ₂₄			
004D ₁₆	SEG ₂₇				SEG ₂₆			
004E ₁₆	SEG ₂₉				SEG ₂₈			
004F ₁₆	SEG ₃₁				SEG ₃₀			

Fig. 25 LCD display RAM map




Fig. 26 LCD drive waveform (1/2 bias)




Fig. 27 LCD drive waveform (1/3 bias)

φ CLOCK OUTPUT FUNCTION

The internal system clock φ can be output from port P41 by setting the φ output control register. Set bit 1 of the port P4 direction register to when outputting φ clock.




Fig. 28 Structure of φ output control register

RESET CIRCUIT

To reset the microcomputer, $\overline{\text{RESET}}$ pin should be held at an "L" level for 2 μs or more. Then the $\overline{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between 2.5 V and 5.5 V, and the oscillation should be stable), reset is released. In order to give the X_{IN} clock time to stabilize, internal operation does not begin until after 8200 X_{IN} clock cycles (timer 1 and timer 2 are connected together and 512 cycles of $f(X_{\text{IN}})/16$) are complete. After the reset is completed, the program starts from the address contained in address FFFD_{16} (high-order byte) and address FFFC_{16} (low-order byte).

Make sure that the reset input voltage is less than 0.5 V for V_{CC} of 2.5 V (Extended operating temperature version: the reset input voltage is less than 0.6V for V_{CC} of 3.0V).




Fig. 29 Example of reset circuit

	Address	Register contents
(1)	Port P0 direction register (0001_{16}) ...	00_{16}
(2)	Port P1 direction register (0003_{16}) ...	00_{16}
(3)	Port P2 direction register (0005_{16}) ...	00_{16}
(4)	Port P4 direction register (0009_{16}) ...	00_{16}
(5)	Port P5 direction register ($000B_{16}$) ...	00_{16}
(6)	Port P6 direction register ($000D_{16}$) ...	00_{16}
(7)	Port P7 direction register ($000F_{16}$) ...	00_{16}
(8)	PULL register A (0016_{16}) ...	$0\ 0\ 0\ 0\ 0\ 1\ 0\ 1\ 1\ 1$
(9)	PULL register B (0017_{16}) ...	00_{16}
(10)	Serial I/O status register (0019_{16}) ...	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0$
(11)	Serial I/O control register ($001A_{16}$) ...	00_{16}
(12)	UART control register ($001B_{16}$) ...	$1\ 1\ 1\ 1\ 0\ 0\ 0\ 0\ 0\ 0$
(13)	Timer X (low) (0020_{16}) ...	FF_{16}
(14)	Timer X (high) (0021_{16}) ...	FF_{16}
(15)	Timer Y (low) (0022_{16}) ...	FF_{16}
(16)	Timer Y (high) (0023_{16}) ...	FF_{16}
(17)	Timer 1 (0024_{16}) ...	FF_{16}
(18)	Timer 2 (0025_{16}) ...	01_{16}
(19)	Timer 3 (0026_{16}) ...	FF_{16}
(20)	Timer X mode register (0027_{16}) ...	00_{16}
(21)	Timer Y mode register (0028_{16}) ...	00_{16}
(22)	Timer 123 mode register (0029_{16}) ...	00_{16}
(23)	ϕ output control register ($002A_{16}$) ...	00_{16}
(24)	A-D control register (0034_{16}) ...	$0\ 0\ 0\ 0\ 0\ 1\ 0\ 0\ 0\ 0$
(25)	Segment output enable register (0038_{16}) ...	00_{16}
(26)	LCD mode register (0039_{16}) ...	00_{16}
(27)	Interrupt edge selection register ($003A_{16}$) ...	00_{16}
(28)	CPU mode register ($003B_{16}$) ...	$0\ 1\ 0\ 0\ 1\ 0\ 0\ 0\ 0$
(29)	Interrupt request register 1 ($003C_{16}$) ...	00_{16}
(30)	Interrupt request register 2 ($003D_{16}$) ...	00_{16}
(31)	Interrupt control register 1 ($003E_{16}$) ...	00_{16}
(32)	Interrupt control register 2 ($003F_{16}$) ...	00_{16}
(33)	Processor status register (PS)	$\times\ \times\ \times\ \times\ \times\ 1\ \times\ \times$
(34)	Program counter (PC _H)	Contents of address FFFD_{16}
	(PC _L)	Contents of address FFFC_{16}

Note X : Undefined
The contents of all other registers and RAM are undefined after reset, so they must be initialized by software.

Fig. 30 Internal state of microcomputer after reset




Fig. 31 Reset sequence

CLOCK GENERATING CIRCUIT

The 3822 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT.

To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The sub-clock XCIN-XCOUT oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate. Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports. The pull-up resistor of XCIN and XCOUT pins must be made invalid to use the sub-clock.

Frequency Control

Middle-speed mode

The internal clock ϕ is the frequency of XIN divided by 8. After reset, this mode is selected.

High-speed mode

The internal clock ϕ is half the frequency of XIN.

Low-speed mode

- The internal clock ϕ is half the frequency of XCIN.
 - A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to "1".
- When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.

Note: If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that $f(XIN) > 3f(XCIN)$.

Oscillation Control

Stop mode

If the STP instruction is executed, the internal clock ϕ stops at an "H" level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to "0116".

Either XIN or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2.

The bits of the timer 123 mode register except bit 4 are cleared to "0". Set the timer 1 and timer 2 interrupt enable bits to disabled ("0") before executing the STP instruction.

Oscillator restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level. The states of XIN and XCIN are the same as the state before the executing the WIT instruction. The internal clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 32 Ceramic resonator circuit




Fig. 33 External clock input circuit




Fig. 34 Clock generating circuit block diagram




Fig. 35 State transitions of internal clock

NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n + 1)$.

Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1".

Serial I/O continues to output the final bit from the TXD pin after transmission is completed.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that $f(\text{XIN})$ is at least 500 kHz during an A-D conversion.

Do not execute the STP or WIT instruction during an A-D conversion.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the XIN frequency.

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Package	Name of Programming Adapter
80P6N-A	PCA4738F-80A
80P6S-A	PCA4738G-80
80P6D-A	PCA4738H-80
80D0	PCA4738L-80A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 36 is recommended to verify programming.




Fig. 36 Programming and testing of One Time PROM version

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
VCC	Power source voltage		-0.3 to 7.0	V
Vi	Input voltage P00-P07, P10-P17, P20-P27, P34-P37, P40-P47, P50-P57, P60-P67, P70, P71	All voltages are based on Vss. Output transistors are cut off.	-0.3 to VCC +0.3	V
Vi	Input voltage VL1		-0.3 to VL2	V
Vi	Input voltage VL2		VL1 to VL3	V
Vi	Input voltage VL3		VL2 to VCC +0.3	V
Vi	Input voltage RESET, XIN		-0.3 to VCC +0.3	V
Vo	Output voltage P00-P07, P10-P17	At output port	-0.3 to VCC +0.3	V
		At segment output	-0.3 to VL3 +0.3	V
Vo	Output voltage P34-P37	At segment output	-0.3 to VL3 +0.3	V
Vo	Output voltage P20-P27, P41-P47, P50-P57, P60-P67, P70, P71		-0.3 to VCC +0.3	V
Vo	Output voltage SEG0-SEG11		-0.3 to VL3 +0.3	V
Vo	Output voltage XOUT		-0.3 to VCC +0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		-20 to 85 (Note 1)	°C
Tstg	Storage temperature		-40 to 125 (Note 2)	°C

Notes 1 : Extended operating temperature version : -40 to 85°C

2 : Extended operating temperature version : -65 to 150°C

RECOMMENDED OPERATING CONDITIONS (VCC = 2.5 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted.)

Extended operating temperature version : VCC = 3.0 to 5.5 V, Ta = -40 to -20°C and VCC = 2.5 to 5.5V, Ta = -20 to 85°C)

Symbol	Parameter		Limits			Unit	
			Min.	Typ.	Max.		
VCC	Power source voltage	High-speed mode f(XIN)=8 MHz		4.0	5.0	5.5	V
		Middle-speed mode f(XIN)=8 MHz	Ta = -20 to 85°C	2.5	5.0	5.5	
			Ta = -40 to -20°C	3.0	5.0	5.5	
		Low-speed mode	Ta = -20 to 85°C	2.5	5.0	5.5	
			Ta = -40 to -20°C	3.0	5.0	5.5	
VSS	Power source voltage			0		V	
VREF	A-D conversion reference input voltage		2		VCC	V	
AVSS	Analog power source voltage			0		V	
VIA	Analog input voltage AN0-AM7		AVSS		VCC	V	
VIH	"H" input voltage	P00-P07, P10-P17, P34-P37, P40, P41, P45, P47, P52, P53, P56, P60-P67, P70, P71 (CM4=0)	0.7 VCC		VCC	V	
VIH	"H" input voltage	P20-P27, P42-P44, P46, P50, P51, P54, P55, P57	0.8 VCC		VCC	V	
VIH	"H" input voltage	RESET	0.8 VCC		VCC	V	
VIH	"H" input voltage	XIN	0.8 VCC		VCC	V	
VIL	"L" input voltage	P00-P07, P10-P17, P34-P37, P40, P41, P45, P47, P52, P53, P56, P60-P67, P70, P71 (CM4=0)	0		0.3 VCC	V	
VIL	"L" input voltage	P20-P27, P42-P44, P46, P50, P51, P54, P55, P57	0		0.2 VCC	V	
VIL	"L" input voltage	RESET	0		0.2 VCC	V	
VIL	"L" input voltage	XIN	0		0.2 VCC	V	

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C , unless otherwise noted.)

Extended operating temperature version : $V_{CC} = 3.0$ to 5.5 V, $T_a = -40$ to -20°C and $V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
$\Sigma\text{IOH(peak)}$	"H" total peak output current	P00–P07, P10–P17, P20–P27 (Note 1)			–40	mA
$\Sigma\text{IOH(peak)}$	"H" total peak output current	P41–P47, P50–P57, P60–P67, P70, P71 (Note 1)			–40	mA
$\Sigma\text{IOL(peak)}$	"L" total peak output current	P00–P07, P10–P17, P20–P27 (Note 1)			40	mA
$\Sigma\text{IOL(peak)}$	"L" total peak output current	P41–P47, P50–P57, P60–P67, P70, P71 (Note 1)			40	mA
$\Sigma\text{IOH(avg)}$	"H" total average output current	P00–P07, P10–P17, P20–P27 (Note 1)			–20	mA
$\Sigma\text{IOH(avg)}$	"H" total average output current	P41–P47, P50–P57, P60–P67, P70, P71 (Note 1)			–20	mA
$\Sigma\text{IOL(avg)}$	"L" total average output current	P00–P07, P10–P17, P20–P27 (Note 1)			20	mA
$\Sigma\text{IOL(avg)}$	"L" total average output current	P41–P47, P50–P57, P60–P67, P70, P71 (Note 1)			20	mA
IOH(peak)	"H" peak output current	P00–P07, P10–P17 (Note 2)			–2	mA
IOH(peak)	"H" peak output current	P20–P27, P41–P47, P50–P57, P60–P67, P70, P71 (Note 2)			–5	mA
IOL(peak)	"L" peak output current	P00–P07, P10–P17 (Note 2)			5	mA
IOL(peak)	"L" peak output current	P20–P27, P41–P47, P50–P57, P60–P67, P70, P71 (Note 2)			10	mA
IOH(avg)	"H" average output current	P00–P07, P10–P17 (Note 3)			–1.0	mA
IOH(avg)	"H" average output current	P20–P27, P41–P47, P50–P57, P60–P67, P70, P71 (Note 3)			–2.5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P17 (Note 3)			2.5	mA
IOL(avg)	"L" average output current	P20–P27, P40–P47, P50–P57, P60–P67, P70, P71 (Note 3)			5.0	mA
$f(\text{CNTR}_0)$	Input frequency for timers X and Y (duty cycle 50 %)	$4.0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$			4.0	MHz
$f(\text{CNTR}_1)$		$2.5 \text{ V} \leq V_{CC} \leq 4.0 \text{ V}$			$(2XV_{CC})-4$	MHz
$f(X_{IN})$	Main clock input oscillation frequency (Note 4)	High-speed mode ($4.0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$)			8.0	MHz
		High-speed mode ($2.5 \text{ V} \leq V_{CC} \leq 4.0 \text{ V}$)			$(4XV_{CC})-8$	MHz
		Middle-speed mode			8.0	MHz
$f(X_{CIN})$	Sub-clock input oscillation frequency (Note 4, 5)			32.768	50	kHz

Notes 1 : The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2 : The peak output current is the peak current flowing in each port.

3 : The average output current is an average value measured over 100 ms.

4 : When the oscillation frequency has a duty cycle of 50%.

5 : When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that $f(X_{CIN}) < f(X_{IN})/3$.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.0$ to 5.5 V, $T_a = -20$ to 85°C , unless otherwise noted.)

Extended operating temperature version : $V_{CC} = 3.0$ to 5.5 V, $T_a = -40$ to -20°C and $V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
VOH	“H” output voltage P00–P07, P10–P17	IOH = –2.5 mA	VCC–2.0			V	
		IOH = –0.6 mA	VCC–1.0			V	
		VCC = 2.5 V					
VOH	“H” output voltage P20–P27, P41–P47, P50–P57, P60–P67, P70, P71 (Note 1)	IOH = –5 mA	VCC–2.0			V	
		IOH = –1.25 mA	VCC–0.5			V	
		IOH = –1.25 mA	VCC–1.0			V	
VOL	“L” output voltage P00–P07, P10–P17	IOL = 5 mA			2.0	V	
		IOL = 1.25 mA			0.5	V	
		IOL = 1.25 mA			1.0	V	
VOL	“L” output voltage P20–P27, P41–P47, P50–P57, P60–P67, P70, P71 (Note 1)	VCC = 2.5 V			2.0	V	
		IOL = 10 mA			0.5	V	
		IOL = 2.5 mA			1.0	V	
VT+ – VT–	Hysteresis CNTR0, CNTR1, INT0–INT3, P20–P27			0.5		V	
VT+ – VT–	Hysteresis RXD, SCLK			0.5		V	
VT+ – VT–	Hysteresis RESET	RESET: VCC=2.5 V to 5.5 V		0.5		V	
IIH	“H” input current P00–P07, P10–P17, P30–P37	Vi = VCC Pull-downs “off”			5.0	μA	
		VCC= 5.0 V, Vi = VCC Pull-downs “on”	Ta = –20 to 85°C	30	70	140	μA
		VCC= 3.0 V, Vi = VCC Pull-downs “on”		Ta = –40 to –20°C		70	
		VCC= 5.0 V, Vi = VCC Pull-downs “on”	Ta = –20 to 85°C		6.0	25	45
VCC= 3.0 V, Vi = VCC Pull-downs “on”	Ta = –40 to –20°C			25	55		
IIH		“H” input current P20–P27, P40–P47, P50–P57, P60–P67, P70, P71	Vi = VCC			5.0	μA
IIH	“H” input current RESET	Vi = VCC			5.0	μA	
IIH	“H” input current XIN	Vi = VCC		4.0		μA	
IIL	“L” input current P00–P07, P10–P17, P34–P37, P40				–5.0	μA	
IIL	“L” input current P20–P27, P41–P47, P50–P57, P60–P67, P70–P77	Vi = VSS Pull-ups “off”			–5.0	μA	
		VCC= 5.0 V, Vi = VSS Pull-ups “on”	–30	–70	–140	μA	
		VCC= 3.0 V, Vi = VSS Pull-ups “on”	–6	–25	–45	μA	
IIL	“L” input current RESET	Vi = VSS			–5.0	μA	
IIL	“L” input current XIN	Vi = VSS		–4.0		μA	

Note 1 : When “1” is set to port Xc switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C , unless otherwise noted.)Extended operating temperature version : $V_{CC} = 3.0$ to 5.5 V, $T_a = -40$ to -20°C and $V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VRAM	RAM hold voltage	When clock is stopped	2.0		5.5	V
I _{CC}	Power source current	<ul style="list-style-type: none"> High-speed mode, $V_{CC} = 5$ V $f(X_{IN}) = 8$ MHz $f(X_{CIN}) = 32.768$ kHz Output transistors "off" A-D converter in operating 		6.4	13	mA
		<ul style="list-style-type: none"> High-speed mode, $V_{CC} = 5$ V $f(X_{IN}) = 8$ MHz (in WIT state) $f(X_{CIN}) = 32.768$ kHz Output transistors "off" A-D converter stopped 		1.6	3.2	mA
		<ul style="list-style-type: none"> Low-speed mode, $V_{CC} = 5$ V, $T_a \leq 55^\circ\text{C}$ $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32.768$ kHz Output transistors "off" 		25	36	μA
		<ul style="list-style-type: none"> Low-speed mode, $V_{CC} = 5$ V, $T_a = 25^\circ\text{C}$ $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32.768$ kHz (in WIT state) Output transistors "off" 		7.0	14.0	μA
		<ul style="list-style-type: none"> Low-speed mode, $V_{CC} = 3$ V, $T_a \leq 55^\circ\text{C}$ $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32.768$ kHz Output transistors "off" 		15	22	μA
		<ul style="list-style-type: none"> Low-speed mode, $V_{CC} = 3$ V, $T_a = 25^\circ\text{C}$ $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32.768$ kHz (in WIT state) Output transistors "off" 		4.5	9.0	μA
		All oscillation stopped (in STP state) Output transistors "off"	$T_a = 25^\circ\text{C}$ $T_a = 85^\circ\text{C}$		0.1	1.0
				10		

A-D CONVERTER CHARACTERISTICS

($V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0$ V, $T_a = -20$ to 85°C , $4 \text{ MHz} \leq f(X_{IN}) \leq 8 \text{ MHz}$, middle-/high-speed mode, unless otherwise noted. Extended operating temperature version : $V_{CC} = 3.0$ to 5.5 V, $T_a = -40$ to -20°C and $V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
–	Resolution				8	Bits
–	Absolute accuracy (excluding quantization error)	$V_{CC} = V_{REF} = 5$ V			± 2	LSB
tCONV	Conversion time	$f(X_{IN}) = 8$ MHz		12.5 (Note)		μs
RLADDER	Ladder resistor		12	35	100	$\text{k}\Omega$
VREF	Reference input current	$V_{REF} = 5$ V	50	150	200	μA
I _{IA}	Analog port input current				5.0	μA

Note : When an internal trigger is used in middle-speed mode, it is $14 \mu\text{s}$.

TIMING REQUIREMENTS 1 ($V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0$ V, $T_a = -20$ to 85°C , unless otherwise noted).Extended operating temperature version : $V_{CC} = 3.0$ to 5.5 V, $T_a = -40$ to -20°C and $V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_w(\overline{\text{RESET}})$	Reset input "L" pulse width	2			μs
$t_c(X_{IN})$	Main clock input cycle time (X_{IN} input)	125			ns
$t_{wH}(X_{IN})$	Main clock input "H" pulse width	45			ns
$t_{wL}(X_{IN})$	Main clock input "L" pulse width	40			ns
$t_c(\text{CNTR})$	CNTR0, CNTR1 input cycle time	200			ns
$t_{wH}(\text{CNTR})$	CNTR0, CNTR1 input "H" pulse width	80			ns
$t_{wL}(\text{CNTR})$	CNTR0, CNTR1 input "L" pulse width	80			ns
$t_{wH}(\text{INT})$	INT0 to INT3 input "H" pulse width	80			ns
$t_{wL}(\text{INT})$	INT0 to INT3 input "L" pulse width	80			ns
$t_c(\text{SCLK})$	Serial I/O clock input cycle time (Note)	800			ns
$t_{wH}(\text{SCLK})$	Serial I/O clock input "H" pulse width (Note)	370			ns
$t_{wL}(\text{SCLK})$	Serial I/O clock input "L" pulse width (Note)	370			ns
$t_{su}(\text{RxD-SCLK})$	Serial I/O input set up time	220			ns
$t_h(\text{SCLK-RxD})$	Serial I/O input hold time	100			ns

Note : When $f(X_{IN}) = 8$ MHz and bit 6 of address 001A16 is "1" (clock synchronous).Divide this value by four when $f(X_{IN}) = 8$ MHz and bit 6 of address 001A16 is "0" (UART).**TIMING REQUIREMENTS 2** ($V_{CC} = 2.5$ to 4.0 V, $V_{SS} = 0$ V, $T_a = -20$ to 85°C , unless otherwise noted).Extended operating temperature version : $V_{CC} = 3.0$ to 5.5 V, $T_a = -40$ to -20°C and $V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_w(\overline{\text{RESET}})$	Reset input "L" pulse width	2			μs
$t_c(X_{IN})$	Main clock input cycle time (X_{IN} input)	125			ns
$t_{wH}(X_{IN})$	Main clock input "H" pulse width	45			ns
$t_{wL}(X_{IN})$	Main clock input "L" pulse width	40			ns
$t_c(\text{CNTR})$	CNTR0, CNTR1 input cycle time	500			ns
$t_{wH}(\text{CNTR})$	CNTR0, CNTR1 input "H" pulse width	230			ns
$t_{wL}(\text{CNTR})$	CNTR0, CNTR1 input "L" pulse width	230			ns
$t_{wH}(\text{INT})$	INT0 to INT3 input "H" pulse width	230			ns
$t_{wL}(\text{INT})$	INT0 to INT3 input "L" pulse width	230			ns
$t_c(\text{SCLK})$	Serial I/O clock input cycle time (Note)	2000			ns
$t_{wH}(\text{SCLK})$	Serial I/O clock input "H" pulse width (Note)	950			ns
$t_{wL}(\text{SCLK})$	Serial I/O clock input "L" pulse width (Note)	950			ns
$t_{su}(\text{RxD-SCLK})$	Serial I/O input set up time	400			ns
$t_h(\text{SCLK-RxD})$	Serial I/O input hold time	200			ns

Note : When $f(X_{IN}) = 2$ MHz and bit 6 of address 001A16 is "1" (clock synchronous).Divide this value by four when $f(X_{IN}) = 2$ MHz and bit 6 of address 001A16 is "0" (UART).

SWITCHING CHARACTERISTICS 1 ($V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0$ V, $T_a = -20$ to 85°C , unless otherwise noted.
 Extended operating temperature version : $V_{CC} = 3.0$ to 5.5 V, $T_a = -40$ to -20°C and $V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_{wH}(\text{SCLK})$	Serial I/O clock output "H" pulse width	$t_{c(\text{SCLK})}/2-30$			ns
$t_{wL}(\text{SCLK})$	Serial I/O clock output "L" pulse width	$t_{c(\text{SCLK})}/2-30$			ns
$t_d(\text{SCLK-TxD})$	Serial I/O output delay time (Note 1)			140	ns
$t_v(\text{SCLK-TxD})$	Serial I/O output valid time (Note 1)	-30			ns
$t_r(\text{SCLK})$	Serial I/O clock output rising time			30	ns
$t_f(\text{SCLK})$	Serial I/O clock output falling time			30	ns
$t_r(\text{CMOS})$	CMOS output rising time (Note 2)		10	30	ns
$t_f(\text{CMOS})$	CMOS output falling time (Note 2)		10	30	ns

Notes 1 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B₁₆) is "0".
2 : XOUT and XCOUT pins are excluded.

SWITCHING CHARACTERISTICS 2 ($V_{CC} = 2.5$ to 4.0 V, $V_{SS} = 0$ V, $T_a = -20$ to 85°C , unless otherwise noted.
 Extended operating temperature version : $V_{CC} = 3.0$ to 5.5 V, $T_a = -40$ to -20°C and $V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85°C)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_{wH}(\text{SCLK})$	Serial I/O clock output "H" pulse width	$t_{c(\text{SCLK})}/2-50$			ns
$t_{wL}(\text{SCLK})$	Serial I/O clock output "L" pulse width	$t_{c(\text{SCLK})}/2-50$			ns
$t_d(\text{SCLK-TxD})$	Serial I/O output delay time (Note 1)			350	ns
$t_v(\text{SCLK-TxD})$	Serial I/O output valid time (Note 1)	-30			ns
$t_r(\text{SCLK})$	Serial I/O clock output rising time			50	ns
$t_f(\text{SCLK})$	Serial I/O clock output falling time			50	ns
$t_r(\text{CMOS})$	CMOS output rising time (Note 2)		20	50	ns
$t_f(\text{CMOS})$	CMOS output falling time (Note 2)		20	50	ns

Notes 1 : When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B₁₆) is "0".
2 : XOUT and XCOUT pins are excluded.





Fig. 37 Circuit for measuring output switching characteristics (1)

TIMING DIAGRAM



Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST

3822 GROUP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	980120