# SAB 8086 16-Bit Microprocessor

**SAB 8086-2** 8 MHz **SAB 8086-1** 10 MHz

- Direct addressing capability to 1 Mbyte of memory
- Assembly language compatible with SAB 8080 / SAB 8085
- 14-word by 16-bit register set with symmetrical operations
- 8 and 16-bit signed and unsigned arithmetic in binary or decimal including multiply and divide

**SAB 8086** 5 MHz

- Bit, byte, word and block operations
- 24 operand addressing modes
- Clock rates up to 10 MHz (SAB 8086-1)
- Compatible with industry standard 8086
- 40-pin plastic dual-in-line package (P-DIP-40)

Figure 1	Pin Diag	ram	Figure 2 P	in Names		da + The
			AD0-15	Address/Data	A16-19	Address
			S0−2	Status	S3-7	Status
GND 🗖 1	<b>~~~</b>		INTR	Interrupt Request	BHE	Bus High Enable
AD14 2	39 AD		CLK	Clock	HOLD	Hold
AD 13 🗆 3	38 🗀 A10	5/83	QS0-1	Queue Status	HLDA	Hold Acknowledge
AD12 🗖 4	37 🗆 A1		TEST	Test for Busy	WR	Write
AD11 ☐ 5	36 AN		READY	Ready	DT/R	Bus Driver Transmit/
AD10 6 AD9 7	35 A15		RESET	Chip Reset	51/11	Receive
ADB B	33 D MN			Minimum/Maximum	DEN	Bus Driver Enable
AD7 9	32 RD		MN/MX		ALE	Address Latch Enable
AD6 🗆 10	SAB	AĞTÖ (HOLD)		Mode		
AD5 🗆 11		/GT1(HLDA)	RD	Read	INTA	Interrupt Acknowledg
AD4 🗆 12	29 🗍 🗔		RQ/GT0-1	Request/Grant	NMI	Non-Maskable
AD3 🔲 13	28 3 52		LOCK	Bus Lock		Interrupt
AD2 14	27 🗆 डिन 26 🗆 डिंग		M/ <del>IO</del>	Memory/IO	GND	Ground
AD1 ☐ 15 AD0 ☐ 16	25 7 05			7 To W A	Vcc	+5V
NMI 🗆 17	24 029				1	
INTR 🗆 18	23 TE					
CLK 19	22 5 RE	ADY				
GND 20	21 🗆 RE	SET				
248						

SAB 8086 is a new-generation, high-performance 16-bit microprocessor implemented in +5 V depletion load, N channel, silicon gate Siemens MYMOS technology, packaged in a 40-pin plastic dual in-line package (P-DIP-40). It is 100 percent

compatible with the industry standard 8086. With features like string handling, 16-bit arithmetic with multiply and divide it significantly increases system performance. It is highly suited for multiprocessor applications in various configurations.

## **Pin Definitions and Functions**

The following pin definitions are for SAB 8086 systems in **either minimum or maximum mode**. The "Local Bus" in these descriptions is the

direct multiplexed bus interface connection to the SAB 8086 (without regard to additional bus buffers).

Symbol	Pin	Input (I) Output (O)	Function		
AD0-AD15	2-16 39	1/0	These line address ( BHE for the low durin lower por Eight-bite normally lines are	T1) and dat ne lower by g T1 when tion of the oriented de use A0 to cl active high	te the time multiplexed memory I/O a (T2, T3, T4) bus. A0 is analogous to te of the data bus, pins D7 to D0. It is a byte is to be transferred on the bus in memory or I/O operations. Exices tied to the lower half would ondition chip select functions. These and float to tristate OFF during ge and local bus "hold acknowledge".
A16/S3 A17/S4 A18/S5 A19/S6	35-38		During T1 lines for n lines are I informati and T4. T updated a	nemory ope low. During on is availa he status ol at the begin	the four most significant address erations. During I/O operations these memory and I/O operations, status ble on these lines during T2, T3, TW f the interrupt enable flag bit (S5) is uning of each CLK cycle. are encoded as follows:
			A17/S4	A16/S3	Characteristics
			0 (low) 0 1 (high) 1 S6 is 0 (low)	0 1 0 1	Alternate Data Stack Code or None Data
			presently	being used es float to t	icates which relocation register is d for data accessing. ristate OFF during local bus "hold
BHE/S7	34	0	BUS HIGH ENABLE/STATUS  During T1 the bus high enable signal (BHE) should be used to enable data onto the most significant half of the data bus, pins D15 to D8. Eight-bit oriented devices tied to the upper half of the bus would normally use BHE to condition chip select functions. BHE is low during T1 for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. The S7 status information is available during T2, T3, and T4. The signal is active low, and floats to tristate OFF in "hold". It is low during T1 for the first interrupt acknowledge cycle.		
RD	32	0	memory of S2 pin. The on the SA and TW of high in T2	or I/O read his signal is AB 8086 loca of any read of Until the S	es that the processor is performing a cycle, depending on the state of the used to read devices which reside al bus. RD is active low during T2, T3 cycle, and is guaranteed to remain AB 8086 local bus has floated. tristate OFF in "hold acknowledge".

Symbol	Pin	Input (I) Output (O)	Function
READY	22		READY is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory I/O is synchronized by the SAB 8284B clock generator to form READY. This signal is active high. The SAB 8086 READY input is not synchronized.  Correct operation is not guaranteed if the setup and hold times are not met.
INTR	18	I	INTERRUPT REQUEST is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software reseting the interrupt enable bit. INTR is internally synchronized. This signal is active high.
TEST	23	1	The TEST input is examined by the "wait" instruction. If this input is low execution continues, otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.
NMI	17	ı	NON-MASKABLE INTERRUPT is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a low to high initiates the interrupt at the end of the current instruction. This input is internally synchronized.
RESET	21	ı	RESET causes the processor to immediately terminate its present activity. The signal must be active high for at least four clock cycles. It restarts execution, as described in the Instruction Set Description, when RESET returns low. RESET is internally synchronized.
CLK	19	ı	The <b>CLOCK</b> provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
MN/MX	33	I	MINIMUM/MAXIMUM: indicates which mode the processor is to operate in. The two modes are discussed in the following sections.
V <sub>CC</sub>	40		POWER SUPPLY (+5 V)
GND	1, 20		GROUND (0 V)

The following pin definitions are for the SAB 8086/8288 system in **maximum mode** (i. e.  $MN/\overline{MX} = GND$ ). Only the pin functions which are

unique to maximum mode are described; all other pin functions are as already described.


Symbol	Pin	Input (I) Output (O)	Function			
<u>\$2, \$1, \$0</u>	26-28	0	These STAT	US line	s are e	ncoded as follows:
			<u>\$2</u>	<u>S1</u>	<u>50</u>	Characteristics
			0 (low) 0 0 0 1 (high) 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	Interrupt Acknowledge Read I/O Port Write I/O Port Halt Code Access Read Memory Write Memory Passive
			passive state high. This st to generate Any change the beginning state in T3 o	e (1,1,1) atus is all men by S2, ng of a k r TW is	during used b nory ar S1, or s ous cyc used to	T1, and T2 and is returned to the T3 or during TW when READY is y the SAB 8288A bus controllered I/O access control signals. SO during T4 is used to indicate le, and the return to the passive or indicate the end of a bus cycle. ate OFF in "hold acknowledge".
RQ/GT0, RQ/GT1	∑/GT1 30−31	I/O	masters to f the end of th bidirectiona RQ/GT1. RO left unconne follows (see	orce the ne proce I <u>wit</u> h R I/GT ha ected. T I figure	e proce essor's Q/GTO is an in he req 14):	ns are used by other local bus essor to release the local bus at current bus cycle. Each pin is having higher priority than ternal pullup resistor so may be uest/grant sequence is as
			indicates a local bus request ("hold") to the SAB 8086 (pulse1).			
			the SAB 8 indicates to float ar state at th	3086 to that the that ind that in that in that in that in the that in the	the req e SAB 8 it will e CLK. TI	4 or T1 a pulse 1 CLK wide from uesting master (pulse 2) 8086 has allowed the local bus nter the "hold acknowledge" he CPU's bus interface unit is from the local bus during "hold
			indicates request is	to the S about	SAB 80 to end	n the requesting master 86 (pulse 3) that the ''hold'' and that the SAB 8086 can the next CLK.
			sequence of	f 3 puls	es. The	ange of the local bus is a ere must be one dead CLK cycle Pulses are active low.
			If the request is made while the CPU is performing a memory cycle, it will release the local bus during T4 of the cycle when all the following conditions are met:			
			address). 3. Current c interrupt	ycle is i ycle is i acknov	not the not the vledge	efore T2. low byte of a word (on an odd first acknowledge of an sequence. not currently executing.


Symbol	Pin	Input (I) Output (O)	Function		
LÖCK	29	O	are not to g active low. prefix instr of the next	gain c <u>ontr</u> The LOCI ruction an instruction	dicates that other system bus masters of the system bus while LOCK is K signal is activated by the "LOCK" d remains active until the completion on. This signal is active low, and in "hold acknowledge".
QS1, QS0	60 24-25	0	which the QS1 and Q	queue ope S0 provid	S is valid during the CLK cycle after eration is performed. He status to allow external tracking of 86 instruction queue.
			QS1	QS0	Characteristics
			0 (low) 0 1 (high)	0 1 0 1	No Operation First Byte of Op Code from Queue Empty the Queue Subsequent Byte from Queue

The following pin definitions are for the SAB 8086 **minimum mode** (i. e.  $MN/\overline{MX} = V_{cc}$ ). Only the pin functions which are unique to minimum

mode are described; all other pin functions are as described before.

Symbol	Pin	Input (I) Output (O)	Function
M/IO	28	0	This <b>STATUS LINE</b> is logically equivalent to S2 in the maximum mode. It is used to distinguish a memory access from an I/O access. M/IO becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle (M = high, IO = low). M/IO floats to tristate OFF in local bus "hold acknowledge".
WR	29	0	WRITE strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the M/IO signal. WR is active for T2, T3 and TW of any write cycle. It is active low, and floats to tristate OFF in local bus "hold acknowledge".
INTA	24	0	INTA is used as a read strobe for interrupt acknowledge cycles. It is active low during T2, T3 and TW of each interrupt acknowledge cycle.
ALE	25	0	ADDRESS LATCH ENABLE is provided by the processor to latch the address into the SAB 8282A/SAB 8283A address latch. It is a high pulse active during T1 of any bus cycle. Note that ALE is never floated.
DT/R	27	0	DATA TRANSMIT/ $\overline{RECEIVE}$ is needed in minimum system that desires to use a SAB 8286A/SAB 8287A data bus trans ceiver. It is used to control the direction of data flow through the transceiver. Logically $DT/\overline{R}$ is equivalent to $\overline{S1}$ in the maximum mode, and its timing is the same as for M/IO. (T=high, $\overline{R}$ =low). This signal floats to tristate OFF in local bus "hold acknowledge".
DEN	26	0	DATA ENABLE is provided as an output enable for the SAB 8286A/SAB 8287A in a minimum system which uses the transceiver. DEN is active low during each memory and I/O access and for INTA cycles. For a read or INTA cycle it is active from the middle of T2 until the middle of T4, while for a write cycle it is active from the beginning of T2 until the middle of T4. DEN floats to tristate OFF in local bus "hold acknowledge".
HOLD HLDA	30-31	0	HOLD indicates that another master is requesting a local bus "hold". To be acknowledged, HOLD must be active high. The processor receiving the "hold" request will issue HLDA (high) as an acknowledgement in the middle of T4 or T1. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being low, the processor will lower HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time. The same rules as for RQ/GT apply regarding when the local bus will be released.





## **Functional Description**

The internal functions of the SAB 8086 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of figure 3.

The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus.

The execution unit receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage.

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is logically organized as a linear array of 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory can further be logically divided into code, data, alternate data, and stack segments of up to 64 Kbytes each, with each segment falling on 16-byte boundaries (see figure 4).

#### Minimum and Maximum Modes

The requirements for supporting minimum and maximum mode in SAB 8086 systems are sufficiently different that they cannot be met efficiently with 40 uniquely defined pins. Consequently, the SAB 8086 is equipped with a strap pin (MN/MX) which defines the system configuration.

The definition of a certain subset of the pins changes dependent on the condition of the strap pin.

When MN/ $\overline{\text{MX}}$  pin is strapped to GND, the SAB 8086 treats pins 24 through 31 in maximum mode. An SAB 8288A bus controller interprets status information coded into  $\overline{\text{S0}}$ ,  $\overline{\text{S1}}$ ,  $\overline{\text{S2}}$  to generate bus timing and control signals.

When the MN/ $\overline{\text{MX}}$  pin is strapped to  $V_{\text{CC}}$ , the SAB 8086 generates bus control signals itself on pins 24 through 31, as shown in parentheses in figure 1.

## **Bus Operation**

The SAB 8086 has a combined address and data bus commonly referred to as a time multiplexed bus.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3 and T4 (see figure 5). The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "wait" states (TW) are inserted between T3 and T4. Each inserted wait state is of the same duration as a CLK cycle. Periods can occur between SAB 8086 bus cycles. These are referred to as "idle" states (Ti) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T1 of any bus cycle the ALE (Address Latch Enable) signal is emitted (by either the processor or the SAB 8288A bus controller, depending on the  $MN/\overline{MX}$  strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.


Status bits  $\overline{S0}$ ,  $\overline{S1}$ , and  $\overline{S2}$  are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

<u>\$2</u>	<u>S1</u>	<u>\$0</u>	Characteristics
0 (Low)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (High)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S3 through S7 are multiplexed with highorder address bits and the BHE signal, and are therefore valid during T2 through T4. S3 and S4 indicate which segment register (see Instruction Set Summary) was used for this bus cycle in forming the address, according to the following table:

S4	S3	Characteristics
0 (Low)	0	Alternate Data (extra segment)
0	1	Stack
1 (High)	0	Code or None
1	1	Data

S5 is a reflection of the PSW interrupt enable bit. S6 = 0 and S7 is a spare status bit.



## I/O Addressing

In the SAB 8086, I/O operations can address up to a maximum of 64 K I/O byte registers or 32 K I/O word registers.

The I/O address appears in the same format as the memory address on bus lines A15 to A0. The address lines A19 to A16 are zero in I/O operations.

The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

## **System Components**

SAB 8282A Octal Latch

SAB 8283A Octal Latch (inverting)
SAB 8284B Clock Generator and Driver

SAB 8286A Octal Bus Transceiver


SAB 8287A Octal Bus Transceiver (inverting)


SAB 8288A Bus Controller SAB 8289 Bus Arbiter

SAB 8259A Programmable Interrupt Controller

## **Typical Applications**

SAB 8086 is a general-purpose 16-bit microprocessor which can be used for applications ranging from process control to data processing. Figures 6 and 7 show typical system configurations for SAB 8086 familiy components.





data if w=1

## **Instruction Set Summary**

# Data Transfer MOV = Move:

#### 76543210 76543210 76543210 76543210

Register / memory to / from register

Immediate to register/memory

Immediate to register

Memory to accumulator

Accumulator to memory

Register/memory to segment register

Segment register to register/memory

100010dw	mod reg r/m

1100011w mod000r/m data

1011w reg data data if w=1

1010000w addr-low addr-high

1010001w addr-low addr-high

10001110 mod 0 reg r/m

10001100 mod 0 reg r/m

#### PUSH = Push:

Register/memory

11111111 mod 110 r/m

Register

01010 reg

Segment register

000 reg 110

#### POP = Pop:

Register/memory

10001111 mod 000 r/m

Register

01011 reg

Segment register

000 reg 111

#### XCHG = Exchange:

Register/memory with register

1000011w mod reg r/m

Register with accumulator

10010 reg

#### IN = Input from:

Fixed port

1110010w

port

Variable port

1110110w

#### 76543210 76543210 76543210 76543210 **OUT** = **Output** to: 1110011w port Fixed port 1110111w Variable port 11010111 XLAT = Translate byte to AL 10001101 mod reg r/m **LEA** = Load EA to register 11000101 mod reg r/m LDS = Load pointer to DS 11000100 mod reg r/m LES = Load pointer to ES **LAHF** = Load AH with flags 10011111 **SAHF** = Store AH into flags 10011110 10011100 **PUSHF** = Push flags 10011101 POPF = Pop flags Arithmetic ADD = Add: Reg./memory with register to either 0 0 0 0 0 0 d w mod reg r/m data if s: w=01 100000sw | mod 000r/m data Immediate to register/memory data if w=1 0000010w data Immediate to accumulator ADC = Add with carry: 000100dw mod reg r/m Reg./memory with register to either data if s:w=01 mod 0 1 0 r/m data 100000sw Immediate to register/memory 0001010w data data if w=1Immediate to accumulator INC = Increment: 1111111w mod 0 0 0 r/m Register/memory 01000reg Register 00110111 AAA = ASCII adjust for add 00100111 DAA = Decimal adjust for add

#### SUB = Subtract:

# Reg./memory and register to either Immediate from register/memory

Immediate from accumulator

#### 76543210 76543210 76543210 76543210

001010dw	mod reg r/m
----------	-------------

100000sw	mod 1 0 1 r/m	data	data if s:w=01
0010110w	data	data if w=1	

#### **SBB** = Subtract with borrow:

Reg./memory and register to either

Immediate from register/memory

Immediate from accumulator

000110dw	mod reg r/m
----------	-------------

	100000sw	mod 0 1 1 r/m	data	data if s:w=01
ĺ	0001110w	data	data if w=1	

#### **DEC** = **Decrement**:

#### 76543210 76543210 76543210 76543210

Register/memory

Register

**NEG** = Change sign

1111111w	mod 0 0 1 r/m
----------	---------------

01001reg

1111011w mod011r/m

#### $\label{eq:cmp} \textbf{CMP} = \textbf{Compare} \colon$

Register/memory and register

Immediate with register/memory

Immediate with accumulator

**AAS** = ASCII adjust for subtract

**DAS** = Decimal adjust for subtract

**MUL** = Multiply (unsigned)

IMUL = Integer multiply (signed)

AAM = ASCII adjust for multiply

**DIV** = Divide (unsigned)

**IDIV** = Integer divide (signed)

AAD = ASCII adjust for divide

**CBW** = Convert byte to word

CWD = Convert word to double word

	mod reg r/m
111111111111111111111111111111111111111	modragr/m
	HIOUTEU (7111

100000sw	mod 1 1 1 r/m	data	data if s:w=01
			1

0011110w data data if w=1

00111111

00101111

1 1	1	1	0	1	1	W	mod	1	0	0	r/	m
-----	---	---	---	---	---	---	-----	---	---	---	----	---

1111011w mod 101r/m

11010100 | 00001010

1111011w mod 110r/m

1111011w mod 111r/m

11010101 00001010

10011000

10011001

Logic	76543210	76543210	76543210	76543210
NOT = Invert	1111011w	mod 0 1 0 r/m		
SHL/SAL = Shift logical/arithmetic left	110100vw	mod 1 0 0 r/m		
SHR = Shift logical right	110100vw	mod 1 0 1 r/m		
SAR = Shift arithmetic right	110100vw	mod 1 1 1 r/m		
ROL = Rotate left	110100vw	mod 0 0 0 r/m		
ROR = Rotate right	110100vw	mod 0 0 1 r/m		
RCL = Rotate through carry flag left	110100vw	mod 0 1 0 r/m		
RCR = Rotate through carry flag right	110100vw	mod 0 1 1 r/m		
AND = And:				
Reg./memory and register to either	001000dw	mod reg r/m		
Immediate to register/memory	1000000w	mod 100 r/m	data	data if w=1
Immediate to accumulator	0010010w	data	data if w=1	
TEST = And function to flags, no result:		<del></del>		
Register/memory and register	1000010w	mod reg r/m		
Immediate data and register/memory	1111011w	mod 0 0 0 r/m	data	data if w=1
Immediate data and accumulator	1010100w	data	data if w=1	
OR = Or:			•	
Reg./memory and register to either	000010dw	mod reg r/m		
Immediate to register/memory	1000000w	mod 0 0 1 r/m	data	data if w=1
Immediate to accumulator	0000110w	data	data if w=1	
XOR = Exclusive Or:			•	
Reg./memory and register to either	001100dw	mod reg r/m		
Immediate to register/memory	1000000w	mod 1 1 0 r/m	data	data if w=1
Immediate to accumulator	0011010w	data	data if w=1	

#### **String Manipulation**

#### 76543210 76543210 76543210

**REP** = Repeat

1111001z

MOVS = Move byte/word

1010010w

CMPS = Compare byte/word

1010011w

**SCAS** = Scan byte/word

1010111w

**LODS** = Load byte/word to AL/AX

1010110w

**STOS** = Store byte/word from AL/A

1010101w

#### **Control Transfer**

#### CALL = Call:

Direct within segment

11101000 disp-low disp-high

Indirect within segment

11111111 mod 0 1 0 r/m

Direct intersegment

offset-high 10011010 offset-low

> seg-low seg-high

Indirect intersegment

11111111 mod 0 11r/m

#### JMP = Unconditional jump:

Direct within segment

11101001 disp-low disp-high

Direct within segment short

disp

11101011

Indirect within segment

11111111 mod 100 r/m

Direct intersegment

11101010 offset-low offset-high

> seg-low seg-high

11111111 mod 101r/m

Indirect intersegment

RET = Return from CALL:	76543210	76543210	76543210
Within segment	11000011		
Within seg. adding immediate to SP	11000010	data-low	data-high
Intersegment	11001011		
Intersegment adding immediate to SP	11001010	data-low	data-high
<b>JE/JZ</b> = Jump on equal/zero	01110100	disp	
JL/JNGE = Jump on less/not greater or equal	01111100	disp	
JLE/JNG = Jump on less or equal/not greater	01111110	disp	
JB/JNAE = Jump on below/not above or equal	01110010	disp	
JBE/JNA = Jump on below or equal/ not above	01110110	disp	
JP/JPE = Jump on parity/parity even	01111010	disp	
JO = Jump on overflow	01110000	disp	]
JS = Jump on sign	01111000	disp	]
JNE/JNZ = Jump on not equal/not zero	01110101	disp	]
JNL/JGE = Jump on not less/greater or equal	01111101	disp	]
JNLE/JG = Jump on not less or equal/ greater	01111111	disp	
JNB/JAE = Jump on not below/above or equal	01110011	disp	
JNBE/JA = Jump on not below or equal/above	01110111	disp	
JNP/JPO = Jump on not parity/parity odd	01111011	disp	
JNO = Jump on not overflow	01110001	disp	
JNS = Jump on not sign	01111001	disp	
LOOP = Loop CX times	11100010	disp	
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp	
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp	
JCXZ = Jump on CX zero	11100011	disp	

#### 76543210 76543210 INT = Interrupt 11001101 type Type specified 11001100 Type 3 INTO = Interrupt on overflow 11001110 11001111 IRET = Interrupt return **Processor Control** 11111000 **CLC** = Clear carry 11110101 **CMC** = Complement carry 11111001 STC = Set carry **CLD** = Clear direction 11111100 **STD** = Set direction 11111101 11111010 **CLI** = Clear interrupt 11111011 STI = Set interrupt 11110100 **HLT** = Halt WAIT = Wait10011011 11011xxx modxxxr/m **ESC** = Escape (to external device)

11110000

**LOCK** = Bus lock prefix

#### Notes:

AL = 8-bit accumulator

AX = 16-bit accumulator

CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value.

Greater = more positive;

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruction

if s:w = 01 then 16-bits of immediate data from the operand

if s:w = 11 then an immediate data byte is signextended to form the 16-bit operand

if v = 0 then "count" = 1; if v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparsion with ZF FLAG

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp high is absent

if mod = 10 then DISP = disp-high: disp low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) +DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP\*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

 except if mod = 00 and r/m = 110 then EA = disp-high:disp-low.

#### Segment Override Prefix

001 reg 110

REG is assigned according to the following table

16-bit ( <u>w = 1)</u>	8-bit (w=0)	Segment				
000 AX	000 AL	00 ES				
001 CX	001 CL	01 CS				
010 DX	010 DL	10 SS				
011 BX	011 BL	11 DS				
100 SP	100 AH					
101 BP	101 CH					
110 SI	110 DH					
111 DI	111 BH					

Instruction which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF): X:(AF):X:(PF):X:(CF)

## **Absolute Maximum Ratings**

Ambient temperature under bias  $0 \text{ to } 70^{\circ}\text{C}$ Storage temperature  $-65 \text{ to } +150^{\circ}\text{C}$ Voltage on any pin with respect to ground -1.0 to +7VPower dissipation 2.5 W

#### Note:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

SAB 8086:  $T_A = 0$  to 70°C,  $V_{CC} = 5$ V  $\pm 10$ % SAB 8086-1/8086-2:  $T_A = 0$  to 70°C,  $V_{CC} = 5$ V  $\pm 5$ %

		Lim	it values			
Parameter	Symbol	min. max.		Unit	Test conditions	
Input low voltage	V <sub>IL</sub>	-0.5	+0.8	٧		
Input high voltage	V <sub>iH</sub>	2.0	V <sub>cc</sub> +0.5	٧		
Output low voltage	V <sub>OL</sub>	_	0.45	٧	$I_{\rm OL} = 2.5  {\rm mA}$	
Output high voltage	V <sub>OH</sub>	2.4		٧	$I_{OH} = -400  \mu A$	
Power supply current SAB 8086 SAB 8086-2 SAB 8086-1	Icc	  -  -	340 350 360	mA mA mA	All outputs open $T_A = 25^{\circ}\text{C}$	
Input leakage current	I <sub>ti</sub>	_	±10	μΑ	$0V \le V_{\rm IN} \le V_{\rm CC}$	
Output leakage current	ILO		±10	μΑ	$0.45\mathrm{V} \leq V_{\mathrm{OUT}} \leq V_{\mathrm{CC}}$	
Clock input low voltage	V <sub>CL</sub>	-0.5	+0.6	٧	_	
Clock input high voltage	V <sub>CH</sub>	3.9	V <sub>CC</sub> +1.0	V	_	
Capacitance of input buffer (all inputs except AD0 to AD15, RQ/GT)	C <sub>IN</sub>	_	15	pF	f <sub>c</sub> = 1 MHz	
Capacitance of I/O buffer (AD0 to AD15, RQ/GT)	Сю	_	15	рF	f <sub>c</sub> = 1 MHz	

## AC Characteristics for SAB 8086/8086-2

SAB 8086:  $T_{\rm A}=0$  to 70°C,  $V_{\rm CC}=5$  V  $\pm$  10% SAB 8086-2:  $T_{\rm A}=0$  to 70°C,  $V_{\rm CC}=5$  V  $\pm$  5%

#### Minimum Complexity System (figures 8, 9, 12, 15) Timing Requirements

			Lim	it values				
Parameter	Symbol	SAB 8086		SAB 8086-2		Unit	Test conditions	
		min.	max.	min.	max.			
CLK cycle period SAB 8086	t <sub>CLCL</sub>	200	500	125	500	ns	_	
CLK low time	t <sub>CLCH</sub>	118	_	68		ns		
CLK high time	t <sub>CHCL</sub>	69		44		ns	-	
CLK rise time	t <sub>CH1CH2</sub>	-	10		10	ns	from 1.0 to 3.5V	
CLK fall time	t <sub>CL2CL1</sub>	_	10	-	10	ns	from 3.5 to 1.0V	
Data in setup time	$t_{DVCL}$	30	_	20		ns	_	
Data in hold time	$t_{CLDX}$	10	_	10	_	ns	-	
RDY setup time into SAB 8284A 1) 2)	t <sub>R1VCL</sub>	35	-	35	_	ns	_	
RDY hold time into SAB 8284A 1) 2)	t <sub>CLR1X</sub>	0	-	0	-	ns	_	
READY setup time into SAB 8086	t <sub>RYHCH</sub>	118	_	68		ns	_	
READY hold time into SAB 8086	t <sub>CHRYX</sub>	30	_	20		ns	_	
READY inactive to CLK 3)	t <sub>RYLCL</sub>	-8	_	-8	_	ns	-	
HOLD setup time	t <sub>HVCH</sub>	35		20	_	ns	_	
INTR, NMI, TEST setup time 2)	t <sub>INVCH</sub>	30	_	15	-	ns	_	
Input rise time (except CLK)	t <sub>IL6H</sub>	_	20	-	20	ns	from 0.8 to 2.0V	
Input fall time (except CLK)	t <sub>IHIL</sub>	_	12	_	12	ns	from 2.0 to 0.8V	

<sup>1)</sup> Signal at SAB 8284B shown for reference only.

<sup>&</sup>lt;sup>2</sup>) Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

<sup>&</sup>lt;sup>3</sup>) Applies only to T2 state (8 ns into T3).

## **Timing Responses**

			Limit				
Parameter	   Symbol	SAB 8086		SAB 8086-2		Unit	Test conditions
		min.	max.	min.	max.	]	
Address valid delay	t <sub>CLAV</sub>	10	110	10	60	ns	
Address hold time	t <sub>CLAX</sub>	10	_	10		ns	<u> </u>
Address float delay	t <sub>CLAZ</sub>	$t_{CLAX}$	80	t <sub>CLAX</sub>	50	ns	[   
ALE width	t <sub>LHLL</sub>	t <sub>CLCH</sub> -20		t <sub>CLCH</sub> -10	-	ns	1
ALE active delay	t <sub>CLLH</sub>	_	80		50	ns	<u> </u>
ALE inactive delay	t <sub>CHLL</sub>	-	85	<u> </u>	55	ns	
Address hold time to ALE inactive	t <sub>LLAX</sub>	t <sub>CHCL</sub> -10	_	t <sub>CHCL</sub> – 10	_	ns	
Data valid delay	t <sub>CLDV</sub>	10	110	10	60	ns	$C_{L} = 20 \text{ to } 100 \text{ p}$ for all SAB 8086
Data hold time	$t_{CHDX}$	10	_	10		ns	outputs
Data hold time after WR	t <sub>WHDX</sub>	t <sub>CLCH</sub> -30		t <sub>CLCH</sub> -30		ns	(in addition to SAB 8086
Control active delay 1	$t_{\text{CVCTV}}$	10	110	10	70	ns	self-load)
Control active delay 2	t <sub>CHCTV</sub>	10	110	10	60	ns	]
Control inactive delay	$t_{\text{CVCTX}}$	10	110	10	70	ns	<u> </u>
Address float to READ active	t <sub>AZRL</sub>	0	_	0	-	ns	<u> </u> 
RD active delay	t <sub>CLRL</sub>	10	165	10	100	ns	<u> </u>
RD inactive delay	t <sub>CLRH</sub>	10	150	10	80	ns	
RD inactive to next address active	t <sub>RHAV</sub>	t <sub>CLCL</sub> -45	-	t <sub>CLCL</sub> -40		ns	
HLDA valid delay	t <sub>CLHAV</sub>	10	160	10	100	ns	
RD width	t <sub>RLRH</sub>	2 t <sub>CLCL</sub> -75	_	2 t <sub>CLCL</sub> - 50		ns	
WR width	t <sub>WLWH</sub>	2 t <sub>CLCL</sub> - 60		2 t <sub>CLCL</sub> - 40		ns	j
Address valid to ALE low	t <sub>AVAL</sub>	t <sub>CLCH</sub> -60	_	t <sub>CLCH</sub> -40		ns	
Output rise time	t <sub>OLOH</sub>	-	20	_	20	ns	from 0.8 to 2.0V
Output fall time	toHOL	-	12	_	12	ns	from 2.0 to 0.8V

# Maximum Mode System (using SAB 8288A bus controller) (figures 10 to 14) Timing Requirements

	ļ ļ		Lir	nit values				
Parameter	Symbol	SAB 8086		SAB 80	86-2	Unit	Test conditions	
		min.	max.	min.	max.			
CLK cycle period SAB 8086	t <sub>CLCL</sub>	200	500	125	500	ns		
CLK low time	t <sub>CLCH</sub>	118	ļ —	68		ns		
CLK high time	t <sub>CHCL</sub>	69		44		ns	<u> </u>	
CLK rise time	t <sub>CH1CH2</sub>	_	10		10	ns	from 1.0 to 3.5V	
CLK fall time	t <sub>CL2CL1</sub>	_	10	-	10	ns	from 3.5 to 1.0V	
Data in setup time	t <sub>DVCL</sub>	30	_	20	_	ns		
Data in hold time	t <sub>CLDX</sub>	10	-	10	_	ns	_	
RDY setup time into SAB 8284A 1) 2)	t <sub>R1VCL</sub>	35	-	35	_	ns	_	
RDY hold time into SAB 8284A 1) 2)	t <sub>CLR1X</sub>	0	_	0		ns		
READY setup time into SAB 8086	t <sub>RYHCH</sub>	118	-	68	<del>-</del>	ns		
READY hold time into SAB 8086	t <sub>CHRYX</sub>	30	_	20	_	ns	_	
READY inactive to CLK 4)	t <sub>RYLCL</sub>	-8	-	-8		ns		
Setup time for recognition (INTR, NMI, TEST) 2)	t <sub>INVCH</sub>	30	-	15	-	ns	-	
RQ/GT setup time	t <sub>GVCH</sub>	30	-	15		ns		
RQ hold time into SAB 8086	t <sub>CHGX</sub>	40	-	30		ns	_	
Input rise time (except CLK)	t <sub>iLIH</sub>	_	20	-	20	ns	from 0.8 to 2.0V	
Input fall time (except CLK)	t <sub>IHIL</sub>	-	12		12	ns	from 2.0 to 0.8V	

<sup>1)</sup> Signal at SAB 8284B or SAB 8288A shown for reference only.

<sup>&</sup>lt;sup>2</sup>) Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

<sup>3)</sup> Applies only to T3 and wait states.

<sup>&</sup>lt;sup>4</sup>) Applies only to T2 state (8 ns into T3).

### **Timing Responses**

Parameter		Limit values					
	Symbol	SAB 8086	SAB 8086		SAB 8086-2		Test conditions
		min.	max.	min.	max.		
Command active delay 1)	$t_{CLML}$	10	35	10	35	ns	]
Command inactive delay 1)	t <sub>CLMH</sub>	10	35	10	35	ns	}
READY active to status passive <sup>3</sup> )	t <sub>RYHSH</sub>	_	110		65	ns	
Status active delay	t <sub>CHSV</sub>	10	110	10	60	ns	
Status inactive delay	$t_{CLSH}$	10	130	10	70	ns	j
Address valid delay	t <sub>CLAV</sub>	10	110	10	60	ns	0 204-100-1
Address hold time	t <sub>CLAX</sub>	10	-	10	_	ns	$C_{L} = 20 \text{ to } 100 \text{ pl}$ for all SAB 8086
Address float delay	t <sub>CLAZ</sub>	$t_{CLAX}$	80	t <sub>CLAX</sub>	50	ns	outputs (in addition to
Status valid to ALE high 1)	t <sub>SVLH</sub>	-	20	_	20	ns	SAB 8086 self-load)
Status valid to MCE high 1)	t <sub>svmch</sub>	_	20	_	20	ns	
CLK low to ALE valid 1)	t <sub>CLLH</sub>		20		20	ns	
CLK low to MCE high 1)	t <sub>CLMCH</sub>	_	20		20	ns	
ALE inactive delay 1)	t <sub>CHLL</sub>	4	15	4	15	ns	
Data valid delay	$t_{CLDV}$	10	110	10	60	ns	
Data hold time	t <sub>CHDX</sub>	10	-	10	_	ns	
Control active delay 1)	t <sub>CVNV</sub>	5	45	5	45	ns	
Control inactive delay 1)	t <sub>CVNX</sub>	10	45	10	45	ns	

Signal at SAB 8284B or SAB 8288A shown for reference only.
 Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

<sup>&</sup>lt;sup>3</sup>) Applies only to T3 and wait states.

<sup>&</sup>lt;sup>4</sup>) Applies only to T2 state (8 ns into T3).

### Timing Responses (cont'd)

Parameter		Limit values						
	Symbol	SAB 8086		SAB 8086-2		Unit	Test conditions	
		min.	max.	min.	max.			
Address float to READ active	t <sub>AZRL</sub>	0	_	0	_	ns		
RD active delay	t <sub>CLRL</sub>	10	165	10	100	ns		
RD inactive delay	t <sub>CLRH</sub>	10	150	10	80	ns	 <u> </u>	
RD inactive to next address active	t <sub>RHAV</sub>	t <sub>CLCL</sub> -45	_	t <sub>CLCL</sub> -40	_	ns	$C_L$ = 20 to 100 pF for all SAB 8086 outputs (in addition to SAB 8086 self-load)	
Direction control active delay 1)	$t_{CHDTL}$	_	50	_	50	ns		
Direction control inactive delay 1)	t <sub>CHDTH</sub>	_	30	_	30	ns		
GT active delay	t <sub>CLGL</sub>	0	85	0	50	ns		
GT inactive delay	t <sub>CLGH</sub>	0	85	0	50	ns		
RD width	t <sub>ALRH</sub>	2 t <sub>CLCL</sub> -75	_	2 t <sub>CLCL</sub> - 50	_	ns		
Output rise time	t <sub>OLOH</sub>	-	20	_	20	ns	from 0.8 to 2.0V	
Output fall time	t <sub>OHOL</sub>	_	12		12	ns	from 2.0 to 0.8V	

Signal at SAB 8284B or SAB 8288A shown for reference only.
 Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
 Applies only to T3 and wait states.
 Applies only to T2 state (8 ns into T3).

## **AC Characteristics for SAB 8086-1**

 $T_{\rm A} = 0$  to 70°C,  $V_{\rm CC} = 5{\rm V} \pm 5\%$ 

## Minimum Complexity System (figures 8, 9, 12, 15) Timing Requirements (preliminary)

_		Limit values		I Init	Test
Parameter	Symbol	min.	max.	Unit	conditions
CLK cyde period	$t_{CLCL}$	100	500	ns	_
CLK low time	$t_{CLCH}$	53		ns	
CLK high time	t <sub>CHCL</sub>	39		ns	
CLK rise time	t <sub>CH1CH2</sub>		10	ns	from 1.0 to 3.5V
CLK fall time	t <sub>CL1CL2</sub>	_	10	ns	from 3.5 to 1.0V
Data in setup time	t <sub>DVCL</sub>	5		ns	
Data in hold time	$t_{CLDX}$	10	_	ns	_
RDY setup time into SAB 8284A <sup>1</sup> ) <sup>2</sup> )	t <sub>R1VCL</sub>	35	_	ns	
RDY hold time into SAB 8284A <sup>1</sup> ) <sup>2</sup> )	t <sub>CLR1X</sub>	0		ns	
READY setup time into SAB 8086	t <sub>RYHCH</sub>	53		ns	
READY hold time into SAB 8086	$t_{CHRYX}$	20		ns _	
READY inactive to CLK <sup>3</sup> )	t <sub>RYLCL</sub>	-10		ns	
HOLD setup time	t <sub>HVCH</sub>	20		ns	_
INTR, NMI, TEST setup time 2)	t <sub>INVCH</sub>	15		ns	
Input rise time (except CLK)	t <sub>ILIH</sub>	_	20	ns	from 0.8 to 2.0V
Input fall time (except CLK)	t <sub>ILHIL</sub>	_	12	ns	from 2.0 to 0.8V

<sup>1)</sup> Signal at SAB 8284B shown for reference only.

<sup>&</sup>lt;sup>2</sup>) Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

<sup>3)</sup> Applies only to T2 state (8 ns into T3).

## Timing Responses SAB 8086-1 (preliminary)

		Limit	values	11	Test	
Parameter	Symbol	min.	max.	Unit	conditions	
Address valid delay	t <sub>CLAV</sub>	10	50	ns		
Address hold time	t <sub>CLAX</sub>	10		ns		
Address float delay	t <sub>CLAZ</sub>	10	40	ns	_	
ALE width	t <sub>LHLL</sub>	t <sub>CLCH</sub> -10		ns	_	
ALE active delay	t <sub>CLLH</sub>		40	ns	<u> </u>	
ALE inactive delay	t <sub>CHLL</sub>		45	ns		
Address hold time to ALE inactive	t <sub>LLAX</sub>	t <sub>CHCL</sub> -10	_	ns	_	
Data valid delay	t <sub>CLDV</sub>	10	50	ns		
Data hold time	t <sub>CHDX</sub>	10		ns		
Data hold time after WR	t <sub>WHDX</sub>	t <sub>CLCH</sub> -25		ns		
Control active delay 1	$t_{\text{CVCTX}}$	10	50	ns	$C_{L} = 20 \text{ to } 100 \text{ pF}$ for all SAB 8086	
Control active delay 2	t <sub>chctv</sub>	10	45	ns	outputs	
Control inactive delay	t <sub>cvcTX</sub>	10	50	ns	(in addition to SAB 8086	
Address float to READ active	t <sub>AZRL</sub>	0	_	ns	self-load)	
RD active delay	t <sub>CLRL</sub>	10	70	ns		
RD inactive delay	t <sub>CLRH</sub>	10	60	ns		
RD inactive to next address active	t <sub>RHAV</sub>	t <sub>CLCL</sub> -35		ns		
HLDA valid delay	t <sub>CLHAV</sub>	10	60	ns		
RD width	t <sub>RLRH</sub>	2 t <sub>CLCL</sub> -40	_	ns		
WR width	t <sub>WLWH</sub>	2 t <sub>CLCL</sub> -35		ns		
Address valid to ALE low	t <sub>AVAL</sub>	t <sub>CLCH</sub> -35	_	ns		
Output rise time	t <sub>OLOH</sub>	_	20	ns	from 0.8 to 2.0V	
Output fall time	t <sub>OHOL</sub>	-	12	ns	from 2.0 to 0.8V	

## Maximum Mode System (using SAB 8288A bus controller) (figures 10-14) Timing Requirements SAB 8086-1 (preliminary)

	Symbol	Limit values			Test
Parameter		min.	max.	Unit	conditions
CLK cycle period	t <sub>CLCL</sub>	100	500	ns	
CLK low time	t <sub>CLCH</sub>	53		ns	
CLK high time	t <sub>CHCL</sub>	39		ns	_
CLK rise time	t <sub>CH1CH2</sub>	_	10	ns	from 1.0 to 3.5V
CLK fall time	t <sub>CL2CL1</sub>	_	10	ns	from 3.5 to 1.0V
Data in setup time	t <sub>DVCL</sub>	5		ns	_
Data in hold time	$t_{\sf CLDX}$	10		ns	_
RDY setup time into SAB 8284A <sup>1</sup> ) <sup>2</sup> )	t <sub>R1VCL</sub>	35	_	ns	
RDY hold time into SAB 8284A <sup>1</sup> ) <sup>2</sup> )	t <sub>CLR1X</sub>	0	_	ns	_
READY setup time into SAB 8086	t <sub>RYHCH</sub>	53	_	ns	_
READY hold time into SAB 8086	t <sub>CHRYX</sub>	20	_	ns	_
READY inactive to CLK <sup>3</sup> )	t <sub>RYLCL</sub>	-10	_	ns	_
Setup time for recognition (INTR, NMI, TEST) <sup>2</sup> )	t <sub>INVCH</sub>	15	_	ns	_
RQ/GT setup time	t <sub>GVCH</sub>	12	_	ns	_
RQ hold time into SAB 8086	t <sub>CHGX</sub>	20		ns	_
Input rise time (except CLK)	t <sub>ILIH</sub>	_	20	ns	from 0.8 to 2.0V
Input fall time (except CLK)	t <sub>IHIL</sub>	_	12	ns	from 2.0 to 0.8V

Signal at SAB 8284B or SAB 8288A shown for reference only.
 Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
 Applies only to T2 state (8 ns into T3).

### Timing Responses SAB 8086-1 (preliminary)


	C	Limit values		11	Test
Parameter	Symbol	min.	max.	Unit	conditions
Command active delay <sup>1</sup> )	$t_{\sf CLML}$	10	35	ns	
Command inactive delay <sup>1</sup> )	t <sub>CLMH</sub>	10	35	ns	
READY active to status passive <sup>2</sup> )	t <sub>RYHSH</sub>	_	45	ns	
Status active delay	t <sub>CHSV</sub>	10	45	ns	
Status inactive delay	$t_{CLSH}$	10	55	ns	
Address valid delay	$t_{\sf CLAV}$	10	50	ns	
Address hold time	$t_{\sf CLAX}$	10		ns	C <sub>L</sub> = 20 to 100 pF for all SAB 8086 outputs (in addition to SAB 8086
Address float delay	t <sub>CLAZ</sub>	10	40	ns	
Status valid to ALE high <sup>1</sup> )	t <sub>SVLH</sub>	_	20	ns	
Status valid to MCE high1)	t <sub>SVMCH</sub>	_	20	ns	self-load)
CLK low to ALE valid <sup>1</sup> )	$t_{CLLH}$		20	ns	
CLK low to MCE high <sup>1</sup> )	t <sub>CLMCH</sub>	_	20	ns	
ALE inactive delay <sup>1</sup> )	t <sub>CHLL</sub>	4	15	ns	
Data valid delay	$t_{CLDV}$	10	50	ns	
Data hold time	t <sub>CHDX</sub>	10		ns	
Control active delay <sup>1</sup> )	t <sub>CVNV</sub>	5	45	ns	
Control inactive delay <sup>1</sup> )	t <sub>CVNX</sub>	10	45	ns	


Signal at SAB 8284B or SAB 8288A shown for reference only.
 Applies only to T3 and wait states.

# Timing Responses SAB 8086-1 (cont'd) (preliminary)

		Limit v	alues	<b> </b>	Test conditions
Parameter	Symbol min.	min.	max.	Unit	
Address float to READ active	t <sub>AZRL</sub>	0		ns	
RD active delay	t <sub>CLRL</sub>	10	70	ns	
RD inactive delay	t <sub>CLRH</sub>	10	60	ns	
RD inactive to next address active	t <sub>RHAV</sub>	t <sub>CLCL</sub> -35			$C_L = 20$ to 100 pF for all SAB 8086 outputs (in addition to SAB 8086
Direction control active delay <sup>1</sup> )	$t_{CHDTL}$	_	50	ns	
Direction control inactive delay <sup>1</sup> )	t <sub>CHDTH</sub>	_	30	ns	
GT active delay	t <sub>CLGL</sub>	0	45	ns	
GT inactive delay	t <sub>CLGH</sub>	0	45	ns	self-load)
RD width	t <sub>RLRH</sub>	2 t <sub>CLCL</sub> -40	_	ns	
Output rise time	t <sub>OLOH</sub>	_	20	ns	from 0.8 to 2.0V
Output fall time	t <sub>OHOL</sub>	_	12	ns	from 2.0 to 0.8V

 $<sup>^{\</sup>rm 1})$  Signal at SAB 8284B or SAB 8288A shown for reference only.  $^{\rm 2})$  Applies only to T3 and wait states.






 $<sup>^{\</sup>rm 1})\,$  All signals switch between  $V_{\rm OH}$  and  $V_{\rm OL}$  unless otherwise specified.


<sup>&</sup>lt;sup>2</sup>) RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.

Two INTA cycles run back to back. The SAB 8086 local ADDR/DATA bus is floating during both INTA cycles. Control signals shown for second INTA cycle.


<sup>4)</sup> Signals at SAB 8284B are shown for reference only.


<sup>&</sup>lt;sup>5</sup>) All timing measurements are made at 1.5 V unless otherwise noted.







- $^{1}$ ) All signals switch between  $V_{\mathrm{OH}}$  and  $V_{\mathrm{OL}}$  unless otherwise specified.
- <sup>2</sup>) RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
- <sup>3</sup>) Cascade address is valid between first and second INTA cycle.
- <sup>4</sup>) Two INTA cycles run back-to-back. The SAB 8086 local ADDR/DATA bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5) Signals at SAB 8284B or SAB 8288A are shown for reference only.
- The issuance of the SAB 8288A command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high SAB 8288A DEN.
- <sup>7</sup>) All timing measurements are made at 1.5 V unless otherwise noted.
- 8) Status inactive in state just prior to T4.









## **Ordering Information**

Туре	Ordering code	Description
SAB 8086-P	Q67120-C116	16-bit microprocessor – 5 MHz (plastic)
SAB 8086-2-P	Q67120-C142	16-bit microprocessor – 8 MHz (plastic)
SAB 8086-1-P	Q67120-C141	16-bit microprocessor – 10 MHz (plastic)