research-article

Open access

CHARM-SYCL: New Unified Programming Environment for Multiple Accelerator Types

Authors:

Norihisa Fujita,

Ryohei Kobayashi,

Keita Teranishi,

Jeffrey S. VetterAuthors Info & Claims

SC-W '23: Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis

Pages 1651 - 1661

https://doi.org/10.1145/3624062.3624244

Published: 12 November 2023 Publication History

All formats PDF

Abstract

Addressing performance portability across diverse accelerator architectures has emerged as a major challenge in the development of application and programming systems for high-performance computing environments. Although recent programming systems that focus on performance portability have significantly improved productivity in an effort to meet this challenge, the problem becomes notably more complex when compute nodes are equipped with multiple accelerator types—each with unique performance attributes, optimal data layout, and binary formats. To navigate the intricacies of multi-accelerator programming, we propose CHARM-SYCL as an extension of our CHARM multi-accelerator execution environment [27]. This environment will combine our SYCL-based performance-portability programming front end with a back end for extremely heterogeneous architectures as implemented with the IRIS runtime from Oak Ridge National Laboratory. Our preliminary evaluation indicates potential productivity boost and reasonable performance compared to vendor-specific programming system and runtimes.

References

[1]

Aksel Alpay, Bálint Soproni, Holger Wünsche, and Vincent Heuveline. 2022. Exploring the Possibility of a HipSYCL-Based Implementation of OneAPI. In International Workshop on OpenCL (Bristol, United Kingdom, United Kingdom) (IWOCL’22). Association for Computing Machinery, New York, NY, USA, Article 10, 12 pages. https://doi.org/10.1145/3529538.3530005

Digital Library

[2]

Cédric Augonnet, Samuel Thibault, Raymond Namyst, and Pierre-André Wacrenier. 2011. StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures. CCPE - Concurrency and Computation: Practice and Experience, Special Issue: Euro-Par 2009 23 (Feb. 2011), 187–198. Issue 2. https://doi.org/10.1002/cpe.1631

Digital Library

[3]

David A. Beckingsale, Jason Burmark, Rich Hornung, Holger Jones, William Killian, Adam J. Kunen, Olga Pearce, Peter Robinson, Brian S. Ryujin, and Thomas RW Scogland. 2019. RAJA: Portable Performance for Large-Scale Scientific Applications. In 2019 IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC). 71–81. https://doi.org/10.1109/P3HPC49587.2019.00012

[4]

Enrico Calore, Alessandro Gabbana, Jiri Kraus, Sebastiano Fabio Schifano, and Raffaele Tripiccione. 2016. Performance and portability of accelerated lattice Boltzmann applications with OpenACC. Concurrency and Computation: Practice and Experience 28, 12 (2016), 3485–3502. https://doi.org/10.1002/cpe.3862 arXiv:https://onlinelibrary.wiley.com/doi/pdf/10.1002/cpe.3862

Digital Library

[5]

[5] Codeplay Software Ltd. 2023. https://codeplay.com/.

[6]

[6] Downloads - oneAPI for NVIDIA® GPUs - Products - Codeplay Developer. 2023. https://developer.codeplay.com/products/oneapi/nvidia/download.

[7]

H Carter Edwards, Christian R Trott, and Daniel Sunderland. 2014. Kokkos: Enabling manycore performance portability through polymorphic memory access patterns. Journal of parallel and distributed computing 74, 12 (2014), 3202–3216.

Digital Library

[8]

Luca Fedeli, Axel Huebl, France Boillod-Cerneux, Thomas Clark, Kevin Gott, Conrad Hillairet, Stephan Jaure, Adrien Leblanc, Rémi Lehe, Andrew Myers, Christelle Piechurski, Mitsuhisa Sato, Neil Zaïm, Weiqun Zhang, Jean-Luc Vay, and Henri Vincenti. 2022. Pushing the Frontier in the Design of Laser-Based Electron Accelerators with Groundbreaking Mesh-Refined Particle-in-Cell Simulations on Exascale-Class Supercomputers. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (Dallas, Texas) (SC ’22). IEEE Press, Article 3, 12 pages.

Digital Library

[9]

Norihisa Fujita, Ryohei Kobayashi, Yoshiki Yamaguchi, Tomohiro Ueno, Kentaro Sano, and Taisuke Boku. 2020. Performance Evaluation of Pipelined Communication Combined with Computation in OpenCL Programming on FPGA. In 2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 450–459. https://doi.org/10.1109/IPDPSW50202.2020.00083

[10]

[10] GitHub - intel/llvm: Intel staging area for llvm.org contribution. Home for Intel LLVM-based projects. 2023. https://github.com/intel/llvm.

[11]

[11] GitHub - triSYCL/triSYCL: Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group. 2023. https://github.com/triSYCL/triSYCL.

[12]

[12] High Performance Computing HPC SDK | NVIDIA Developer. 2023. https://developer.nvidia.com/hpc-sdk.

[13]

[13] IRIS. 2023. https://iris-programming.github.io/.

[14]

Ryuta Kashino, Ryohei Kobayashi, Norihisa Fujita, and Taisuke Boku. 2022. Multi-Hetero Acceleration by GPU and FPGA for Astrophysics Simulation on OneAPI Environment. In International Conference on High Performance Computing in Asia-Pacific Region (Virtual Event, Japan) (HPCAsia2022). Association for Computing Machinery, New York, NY, USA, 84–93. https://doi.org/10.1145/3492805.3492817

Digital Library

[15]

Yinan Ke, Mulya Agung, and Hiroyuki Takizawa. 2021. NeoSYCL: A SYCL Implementation for SX-Aurora TSUBASA. In The International Conference on High Performance Computing in Asia-Pacific Region (Virtual Event, Republic of Korea) (HPC Asia 2021). Association for Computing Machinery, New York, NY, USA, 50–57. https://doi.org/10.1145/3432261.3432268

Digital Library

[16]

Jungwon Kim, Seyong Lee, Beau Johnston, and Jeffrey S. Vetter. 2021. IRIS: A Portable Runtime System Exploiting Multiple Heterogeneous Programming Systems. In Proceedings of the 25th IEEE High Performance Extreme Computing Conference(HPEC ’21). 1–8. https://doi.org/10.1109/HPEC49654.2021.9622873

[17]

Ryohei Kobayashi, Norihisa Fujita, Yoshiki Yamaguchi, Taisuke Boku, Kohji Yoshikawa, Makito Abe, and Masayuki Umemura. 2023. GPU–FPGA-Accelerated Radiative Transfer Simulation with Inter-FPGA Communication. In Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region (Singapore, Singapore) (HPC Asia ’23). Association for Computing Machinery, New York, NY, USA, 117–125. https://doi.org/10.1145/3578178.3578231

Digital Library

[18]

Ryohei Kobayashi, Norihisa Fujita, Yoshiki Yamaguchi, Ayumi Nakamichi, and Taisuke Boku. 2019. GPU-FPGA Heterogeneous Computing with OpenCL-Enabled Direct Memory Access. In In Proceedings of 2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 489–498. https://doi.org/10.1109/IPDPSW.2019.00090

[19]

Sohan Lal, Aksel Alpay, Philip Salzmann, Biagio Cosenza, Alexander Hirsch, Nicolai Stawinoga, Peter Thoman, Thomas Fahringer, and Vincent Heuveline. 2020. SYCL-Bench: A Versatile Cross-Platform Benchmark Suite for Heterogeneous Computing. In Euro-Par 2020: Parallel Processing, Maciej Malawski and Krzysztof Rzadca (Eds.). Springer International Publishing, Cham, 629–644.

[20]

Sohan Lal, Aksel Alpay, Philip Salzmann, Biagio Cosenza, Nicolai Stawinoga, Peter Thoman, Thomas Fahringer, and Vincent Heuveline. 2020. SYCL-Bench: A Versatile Single-Source Benchmark Suite for Heterogeneous Computing. In Proceedings of the International Workshop on OpenCL (Munich, Germany) (IWOCL ’20). Association for Computing Machinery, New York, NY, USA, Article 10, 1 pages. https://doi.org/10.1145/3388333.3388669

Digital Library

[21]

Jinpil Lee, Minh Tran, Tetsuya Odajima, Taisuke Boku, and Mitsuhisa Sato. 2011. An extension of XcalableMP PGAS lanaguage for multi-node GPU clusters. In In Proceedings of the 2011 international conference on Parallel Processing, Vol. 7155. 429–439. https://doi.org/10.1007/978-3-642-29737-3_48

Digital Library

[22]

Seyong Lee, Jungwon Kim, and Jeffrey S. Vetter. 2016. OpenACC to FPGA: A Framework for Directive-Based High-Performance Reconfigurable Computing. In 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 544–554. https://doi.org/10.1109/IPDPS.2016.28

[23]

[23] oneAPI: A New Era of Heterogeneous Computing. 2023. https://www.intel.com/content/www/us/en/developer/tools/oneapi/overview.html.

[24]

[24] SYCL™ 2020 Specification. 2023. https://registry.khronos.org/SYCL/specs/sycl-2020/html/sycl-2020.html.

[25]

Christian Trott, Luc Berger-Vergiat, David Poliakoff, Sivasankaran Rajamanickam, Damien Lebrun-Grandie, Jonathan Madsen, Nader Al Awar, Milos Gligoric, Galen Shipman, and Geoff Womeldorff. 2021. The Kokkos EcoSystem: Comprehensive Performance Portability for High Performance Computing. Computing in Science & Engineering 23, 5 (2021), 10–18. https://doi.org/10.1109/MCSE.2021.3098509

[26]

Christian R Trott, Damien Lebrun-Grandié, Daniel Arndt, Jan Ciesko, Vinh Dang, Nathan Ellingwood, Rahulkumar Gayatri, Evan Harvey, Daisy S Hollman, Dan Ibanez, 2021. Kokkos 3: Programming model extensions for the exascale era. IEEE Transactions on Parallel and Distributed Systems 33, 4 (2021), 805–817.

[27]

Ryuta Tsunashima, Ryohei Kobayashi, Norihisa Fujita, Taisuke Boku, Seyong Lee, Jeffrey S. Vetter, Hitoshi Murai, Masahiro Nakao, and Mitsuhisa Sato. 2020. OpenACC unified programming environment for GPU and FPGA multi-hybrid acceleration. In 13th International Symposium on High-level Parallel Programming and Applications (HLPP).

[28]

Jisheng Zhao, Colleen Bertoni, Jeffrey Young, Kevin Harms, Vivek Sarkar, and Brice Videau. 2023. HIPLZ: Enabling Performance Portability for Exascale Systems. In Euro-Par 2022: Parallel Processing Workshops, Jeremy Singer, Yehia Elkhatib, Dora Blanco Heras, Patrick Diehl, Nick Brown, and Aleksandar Ilic (Eds.). Springer Nature Switzerland, Cham, 197–210.

Cited By

Fujita NJohnston BMiniskar NKobayashi RHaque Monil MTeranishi KLee SVetter JBoku T(2024)CHARM-SYCL & IRIS: A Tool Chain for Performance Portability on Extremely Heterogeneous Systems2024 IEEE 20th International Conference on e-Science (e-Science)10.1109/e-Science62913.2024.10678717(1-10)Online publication date: 16-Sep-2024
https://doi.org/10.1109/e-Science62913.2024.10678717
Johnston BMiniskar NYoung AMonil MLee SVetter J(2024)IRIS: Exploring Performance Scaling of the Intelligent Runtime System and its Dynamic Scheduling Policies2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW63119.2024.00017(58-67)Online publication date: 27-May-2024
https://doi.org/10.1109/IPDPSW63119.2024.00017

Index Terms

CHARM-SYCL: New Unified Programming Environment for Multiple Accelerator Types
1. Software and its engineering
  1. Software notations and tools
    1. Development frameworks and environments

Recommendations

An OpenACC-based unified programming model for multi-accelerator systems
PPoPP 2015: Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming

This paper proposes a novel SPMD programming model of OpenACC. Our model integrates the different granularities of parallelism from vector-level parallelism to node-level parallelism into a single, unified model based on OpenACC. It allows programmers ...
Cross-Accelerator Performance Profiling
XSEDE16: Proceedings of the XSEDE16 Conference on Diversity, Big Data, and Science at Scale

The computing requirements of scientific applications have influenced processor design, and have motivated the introduction and use of many-core processors, i.e., accelerators, for high performance computing (HPC). Consequently, it is now common for the ...
Evaluating the performance portability of SYCL across CPUs and GPUs on bandwidth-bound applications
SC-W '23: Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis

In this paper, we evaluate the portability of the SYCL programming model on some of the latest CPUs and GPUs from a wide range of vendors, utilizing the two main compilers: DPC++ and hipSYCL/OpenSYCL. Both compilers currently support GPUs from all three ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

SC-W '23: Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis

November 2023

2180 pages

ISBN:9798400707858

DOI:10.1145/3624062

Copyright © 2023 ACM.

Publication rights licensed to ACM. ACM acknowledges that this contribution was authored or co-authored by an employee, contractor or affiliate of the United States government. As such, the Government retains a nonexclusive, royalty-free right to publish or reproduce this article, or to allow others to do so, for Government purposes only.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 12 November 2023

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

JSPS KAKENHI

Conference

SC-W 2023

SC-W 2023: Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis

November 12 - 17, 2023

CO, Denver, USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
316
Total Downloads

Downloads (Last 12 months)316
Downloads (Last 6 weeks)52

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Fujita NJohnston BMiniskar NKobayashi RHaque Monil MTeranishi KLee SVetter JBoku T(2024)CHARM-SYCL & IRIS: A Tool Chain for Performance Portability on Extremely Heterogeneous Systems2024 IEEE 20th International Conference on e-Science (e-Science)10.1109/e-Science62913.2024.10678717(1-10)Online publication date: 16-Sep-2024
https://doi.org/10.1109/e-Science62913.2024.10678717
Johnston BMiniskar NYoung AMonil MLee SVetter J(2024)IRIS: Exploring Performance Scaling of the Intelligent Runtime System and its Dynamic Scheduling Policies2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW63119.2024.00017(58-67)Online publication date: 27-May-2024
https://doi.org/10.1109/IPDPSW63119.2024.00017

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

HTML Format

View this article in HTML Format.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents