- 👋 Hi, I’m @KatCe
- 👀 I’m interested in security, digital design verification and embedded software.
- 🌱 I’m currently researching formal verification for detecting hardware security vulnerabilities.
- 💞️ I’m looking to collaborate on formal verification.
- 📫 How to reach me ... https://www.linkedin.com/in/katharina-ceesay-seitz-ba521087/
Highlights
- Pro
Popular repositories Loading
-
Crowdless-flutter-Prototype
Crowdless-flutter-Prototype PublicForked from Brieden/Crowdless-flutter-Prototype
#VersusVirus
-
3Dobj2opengl
3Dobj2opengl PublicConverts 3D object file into a opengl header with vertices, normals and texture arrays.
Python
-
hdlparse
hdlparse PublicForked from andresmanelli/hdlparse
Simple parser for extracting VHDL documentation
Python
-
comparison-of-formal-and-simulation
comparison-of-formal-and-simulation PublicForked from verification-gentleman-blog/comparison-of-formal-and-simulation
SystemVerilog
-
-
ibex
ibex PublicForked from lowRISC/ibex
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
SystemVerilog
If the problem persists, check the GitHub status page or contact support.