Master-Ph.D. Scholar
-
MSIS Technologies
- Cheongju, South Korea
-
02:20
(UTC +09:00) - https://orcid.org/0009-0003-0718-1705
- in/thaising-taing-01773b271
Popular repositories Loading
-
16B-20B-Encoder-Decoder
16B-20B-Encoder-Decoder PublicEncoding the 16-Bits Input Data into 20-Bits Output Data, and Decoding 20-Bits Input Data into 16-Bits Output Data
Verilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.