Skip to content
View binzheng305's full-sized avatar

Block or report binzheng305

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Paddle-Lite Paddle-Lite Public

    Forked from PaddlePaddle/Paddle-Lite

    Multi-platform high performance deep learning inference engine (『飞桨』多平台高性能深度学习预测引擎)

    C++

  2. FPGA FPGA Public

    Forked from LeiWang1999/FPGA

    帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

  3. e200_opensource e200_opensource Public

    Forked from SI-RISCV/e200_opensource

    Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

    Verilog

  4. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog

  5. NetworkSecuritySelf-study NetworkSecuritySelf-study Public

    Forked from eastmountyxz/NetworkSecuritySelf-study

    这是作者的系列网络安全自学教程,主要是关于网安工具和实践操作的在线笔记,希望对大家有所帮助,学无止境,加油。

    Python

  6. SVD_CHIP SVD_CHIP Public

    Forked from doggyguang/SVD_CHIP

    An ASIC designed under cell-based design flow. Developed by MATLAB for algorithm specification, by Verilog for RTL work, by Synopsys Design Compiler for logic synthesis, by Innovus for Place & Rout…

    Verilog