-
Notifications
You must be signed in to change notification settings - Fork 515
Issues: cocotb/cocotb
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
GHDL: fatal error on accessing value property of array of SLV signal constrained by generic
category:simulators:ghdl
GHDL
#4271
opened Nov 18, 2024 by
JvWesterveld
Split new or enhanced functionality
cocotb.SimPhase.Normal
into BOTS and Value Change stages
type:feature
analog/mixed signal simulation using cocotb and vcs
category:simulators:vcs
Synopsys VCS
#4261
opened Nov 11, 2024 by
HRET6288
Including Xilinx xpm_memory_tdpram in a module has side effects on sampled values of unrelated signals
#4260
opened Nov 11, 2024 by
tristancmorgan
Xcelium's VHPI returns objects for case-misspellings
category:simulators:xcelium
Cadence Xcelium
#4248
opened Nov 6, 2024 by
ktbarrett
Questa VHPI Mentor Questa
status:needs-upstream-report
The issue is not yet reported upstream
upstream
An issue with an upstream simulator
vhpi_get(vhpiIsUpP, ...)
does not return correct result
category:simulators:questa
#4236
opened Oct 22, 2024 by
ktbarrett
Verilator: test_cases/test_plusargs fails verilation with compile error on MacOS
category:simulators:verilator
Verilator
upstream
An issue with an upstream simulator
#4202
opened Oct 7, 2024 by
imphil
GHDL master fails to access signals?
category:simulators:ghdl
GHDL
#4201
opened Oct 7, 2024 by
imphil
VCS: Make cocotb test suite pass with VCS VPI (Verilog toplevels)
category:simulators:vcs
Synopsys VCS
type:feature
new or enhanced functionality
#4194
opened Oct 5, 2024 by
imphil
20 tasks
Verilog & VHDL based Mixed Design with UVM Testbench not Working in Synopsys VCS
category:codebase:project-automation
(makefiles and Python runner) relating to project automation code
category:simulators:vcs
Synopsys VCS
type:bug
a bug in existing functionality
#4187
opened Oct 3, 2024 by
kashifminhas
JUnit output is not valid
category:codebase:tests
(regression_manager) regarding the code for automating test runs
type:bug
a bug in existing functionality
#4171
opened Sep 23, 2024 by
ktbarrett
Python Runner with Xcelium sets value for all parameters in the design with the same name
category:codebase:project-automation
(makefiles and Python runner) relating to project automation code
type:feature
new or enhanced functionality
Enhance performance debugging
category:performance
performance topics
type:feature
new or enhanced functionality
#4156
opened Sep 15, 2024 by
ktbarrett
The Python runner is not properly escaping string parameters when used with Verilator
#4153
opened Sep 11, 2024 by
Ustin
Getting a orientation of a signal (if it's IN, OUT, or INOUT)
type:feature
new or enhanced functionality
#4138
opened Aug 27, 2024 by
icecase532
Previous Next
ProTip!
Add no:assignee to see everything that’s not assigned.