fcefyn

Here are 2 public repositories matching this topic...

UART modules interface using Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina

Implementation of an arithmetic and logic unit in Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina

Add a description, image, and links to the fcefyn topic page so that developers can more easily learn about it.

To associate your repository with the fcefyn topic, visit your repo's landing page and select "manage topics."