Haskell to VHDL/Verilog/SystemVerilog compiler
-
Updated
Aug 16, 2024 - Haskell
Haskell to VHDL/Verilog/SystemVerilog compiler
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
RISC-V Linux SoC, marchID: 0x2b
An abstraction library for interfacing EDA tools
SystemVerilog compiler and language services
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
SystemVerilog to Verilog conversion
FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。
Veryl: A Modern Hardware Description Language
Functional verification project for the CORE-V family of RISC-V cores.
SystemVerilog parser library fully compliant with IEEE 1800-2017
80186 compatible SystemVerilog CPU core and FPGA reference design
Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
Add a description, image, and links to the systemverilog topic page so that developers can more easily learn about it.
To associate your repository with the systemverilog topic, visit your repo's landing page and select "manage topics."