This repository has been archived by the owner on Sep 25, 2019. It is now read-only.

vaddya / hdl Public archive

Notifications You must be signed in to change notification settings
Fork 0
Star 1

Hardware Description Languages

1 star 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 76 Commits
lab_cb		lab_cb
lab_dr		lab_dr
lab_ismce		lab_ismce
lab_isspe		lab_isspe
lab_la		lab_la
lab_ms		lab_ms
lab_ta		lab_ta
modelsim		modelsim
nios		nios
systemverilog		systemverilog
transmitter		transmitter
verilog		verilog
.gitignore		.gitignore
README.md		README.md

Repository files navigation

Hardware Description Languages

Timing Analyzer lab_ta
Design Rules lab_dr
Verilog Hardware Description Language verilog
Metastability Analysis lab_ms
SignalTapII Logic Analyzer lab_la
Contact Bounce Analysis lab_cb
In-System Sources and Probe Editor lab_isspe
In-System Memory Content Editor lab_ismce
ModelSim Simulations modelsim
Qsys & NIOS II nios
Data transmission device transmitter